Grid tied PV system using modular multilevel inverter

Sujitha N., Partha Sarathi Subudhi, Krithiga S., S. Angalaeswari, T. Deepa, D. Subbulekshmi
School of Electrical Engineering, Vellore Institute of Technology, India

1. INTRODUCTION
Photovoltaic (PV) systems are booming in the renewable energy market due to its clean and abundantly available nature [1, 2]. Also, solar energy is easily tapped and converted into electricity which is the added advantage of PV array over other renewable energy sources [3]. Due to the intermittent nature of the PV array, power electronic interface is needed in the standalone and grid tied PV systems for obtaining the desired output [4]. For grid tied PV system, power electronic inverters are utilized as the interface to convert the generated dc power from the PV array into ac power to feed the utility grid [5-9].

Basic inverter generates a squarewave output which is considered to have higher harmonic content. Thus, large size filter has to be employed to obtain pure sinusoidal waveform inorder to feed the PV generated power to the grid. Also, this inverter has high dv/dt stress and harmonic distortion in the output waveform. To overcome these problems, multilevel inverters were developed.

Multilevel inverter (MLI) is popular among industrial and research sectors due to its advantages like improved output voltage profile with low dv/dt and low common mode voltages [10, 11]. The output voltage of MLI has low distortion and low harmonic content which reduces the size and cost of the filter and the level of electromagnetic interference (EMI) [12]. The three basic MLI topologies are diode clamped MLI, flying capacitor MLI and cascaded MLI [13-15]. As the number of levels of output voltage increases, these topologies require increased number of switches, diodes and capacitors which eventually increases the cost, volume and control complexity [16-20].

To overcome these disadvantages, modular multilevel inverters (MMLI) are developed [21, 22] with two parts viz. level generator and polarity changer. Level generator creates unipolar multilevel output voltage waveforms using high frequency switches and polarity changer converts this unipolar waveform into a bipolar waveform using low frequency switches at line frequency. In this MMLI, the number of switches, conduction loss and switching loss are reduced compared to that of the conventional multilevel inverter for...
the same output levels [23]. Thus, the modular multilevel inverter is employed in the proposed system to feed the PV array power to the utility grid. The contributions of the proposed grid tied PV system are summarized as follows:

- This paper proposes an improved system which employs modular multilevel inverter topology in order to feed PV array generated power to utility grid with lesser number of components and reduced losses.
- The proposed inverter operates with lesser voltage and current THD in order to facilitate smooth grid integration of the system.

2. WORKING OF THE PROPOSED GRID CONNECTED SYSTEM

The block diagram of the proposed system shown in Figure 1 consists of PV array, modular multilevel inverter, controller and utility grid. Basic unit structure of MMLI shown in Figure 2(a) consists of Level generator and Polarity changer. This basic unit structure can be expanded to the modular structure as shown in Figure 2(b) to increase the number of output voltage levels. The level generator of the MMLI basic unit consists of 3 PV array sources, \( V_{PV1} \), \( V_{PV2} \) and \( V_{PV3} \) and 4 power switches, \( S_1 \), \( S_2 \), \( S_3 \) and \( S_4 \). The polarity changer is an H-bridge inverter consisting of 4 switches, \( S_5 \), \( S_6 \), \( S_7 \) and \( S_8 \). The controller in the proposed system generates the gate pulses to the switches of level generator to produce a unipolar staircase waveform and generates the gate pulses to the polarity changer switches to convert the unipolar signal into a bipolar signal. Basic structure of MMLI with 3 symmetrical voltage sources generates the output waveform with seven levels of equal widths. The switching of level generator is explained in this section for different voltage levels.

![Figure 1. Block diagram of the proposed system](image)

2.1. Level 0

In this level, all the switches in the level generator are in OFF condition and the switches, \( S_2 \) and \( S_7 \) are ON in the polarity changer resulting a zero level output and hence, there is no flow of current in the system. The equivalent circuit for this level is shown in Figure 3(a).

2.2. Level 1

In this level, switches \( S_4 \), \( S_5 \) & \( S_8 \) are turned ON, keeping other switches OFF and the dc voltage, \( V_{PV3} \) appears across the output terminal and the current flows from \( V_{PV3} \) to the output terminals through the path \( S_5 \), \( S_8 \) and \( S_4 \) as shown in Figure 3(b).

2.3. Level 2

Switches \( S_2 \), \( S_3 \), \( S_5 \) and \( S_8 \) are turned ON and the other switches are turned OFF in this level. As a result, the inverter output voltage terminal is \( (V_{PV2} + V_{PV3}) \). The current flows from \( V_{PV2} \) and \( V_{PV3} \) to the output terminal through the path \( S_2 \), \( S_3 \), \( S_5 \) and \( S_8 \) as shown in Figure 3(c).

2.4. Level 3

Switches \( S_1 \), \( S_5 \) & \( S_8 \) are turned ON, keeping other switches OFF in this level. As shown in Figure 3(d), \( (V_{PV1} + V_{PV2} + V_{PV3}) \) appears across output terminal of the inverter and the current flows from \( V_{PV1} \), \( V_{PV2} \) and \( V_{PV3} \) to the output terminal through the switches \( S_1 \), \( S_5 \) and \( S_8 \).

After achieving the peak voltage of \( (V_{PV1} + V_{PV2} + V_{PV3}) \), the voltage levels are gradually decreased from level 3 to level 0 to generate seven level output voltage waveform at input terminals of polarity changer with step voltages of 0, \( V_{PV3} \), \( (V_{PV2} + V_{PV3}) \), \( (V_{PV1} + V_{PV2} + V_{PV3}) \), \( (V_{PV2} + V_{PV3}) \), \( V_{PV3} \) and 0. The polarity changer switches, \( S_6 \) and \( S_7 \) are turned ON and \( S_5 \) & \( S_8 \) are turned OFF to change the polarity of this dc link.
voltage, $V_{\text{dclink}}$ resulting in an alternating periodic stair-case waveform as shown in Figure 4 and the corresponding switching states of the MMLI are shown in Table 1. The number of output levels increases with the increase in number of this basic unit of MMLI.

\[ 
\begin{array}{cccccccc}
S_1 & S_2 & S_3 & S_4 & S_5 & S_6 & S_7 & S_8 & V_{\text{out}} \\
\text{OFF} & \text{OFF} & \text{OFF} & \text{ON} & \text{ON} & \text{OFF} & \text{OFF} & \text{ON} & V_{\text{PV3}} \\
\text{OFF} & \text{ON} & \text{ON} & \text{OFF} & \text{ON} & \text{OFF} & \text{OFF} & \text{ON} & (V_{\text{PV2}} + V_{\text{PV3}}) \\
\text{ON} & \text{OFF} & \text{OFF} & \text{OFF} & \text{ON} & \text{OFF} & \text{ON} & \text{OFF} & (V_{\text{PV1}} + V_{\text{PV2}} + V_{\text{PV3}}) \\
\text{OFF} & \text{OFF} & \text{OFF} & \text{OFF} & \text{OFF} & \text{OFF} & \text{ON} & \text{OFF} & 0 \\
\text{OFF} & \text{ON} & \text{ON} & \text{OFF} & \text{OFF} & \text{ON} & \text{OFF} & \text{OFF} & -V_{\text{PV3}} \\
\text{OFF} & \text{OFF} & \text{OFF} & \text{OFF} & \text{ON} & \text{OFF} & \text{ON} & \text{ON} & -(V_{\text{PV2}} + V_{\text{PV3}}) \\
\text{ON} & \text{OFF} & \text{OFF} & \text{OFF} & \text{ON} & \text{OFF} & \text{ON} & \text{OFF} & -(V_{\text{PV1}} + V_{\text{PV2}} + V_{\text{PV3}}) \\
\end{array} 
\]

Figure 2. Schematic diagram of MLI (a) Basic unit structure (b) Modular structure
3. SIMULATION STUDIES

Simulation model of the proposed system shown in Figure 5 is constructed using power MOSFET switches, pulse generator and utility grid available in the SimPowerSystem Blockset library of MATLAB/simulink software and PV array is modeled using the classical equation as follows [24]:

![Figure 3. Equivalent circuit of MMLI basic unit for (a) level 0; (b) level 1; (c) level 2; (d) level 3](image)

![Figure 4. Output voltage waveform of MMLI basic unit](image)
\[
I_{PV} = I_{ph} - I_0 \left( \exp \left( \frac{V_{PV} + R_{se} I_{PV}}{V(\text{th})} \right) - 1 \right)
\]

where, \(I_{ph}\) is the light generated current, \(I_0\) is the reverse saturation current of the PV array, \(R_{se}\) is the series resistance of the PV array and \(V(\text{th})\) is the thermal voltage.

The proposed 7 level system is simulated with the symmetrical PV array sources at an irradiation of 900 W/m² (each source is constituted with 2 series connected PV modules each rated 250 W with open circuit voltage, \(V_{oc}\) of 37.8 V and short circuit current, \(I_{sc}\) of 8.8 A). Figure 6 shows the waveforms of PV array voltages, \(V_{PV1}\), \(V_{PV2}\) & \(V_{PV3}\) of 62.08 V, 61.96 V & 62.82 V respectively and the generated dc link voltage, \(V_{\text{dclink}}\) of 85.14 V and dc link current, \(I_{\text{dclink}}\) of 5.33 A.

Figure 5. Simulation model of the proposed system

Figure 6. Waveforms of PV array voltages and dc link voltage and current

Unipolar dc link voltage is converted into a 7 level stepped bipolar ac voltage by the H-bridge polarity changer and this stepped waveform is filtered using LCL filter of 85 µH and 125 µF and fed to the 110 V single phase utility grid. Waveforms of dc link voltage, 7 level inverter output voltage, \(V_{\text{out}}\), grid voltage, \(V_{\text{grid}}\) and grid current, \(I_{\text{grid}}\) is shown in Figure 7. The total harmonic distortion (THD) of inverter

Grid tied PV system using modular multilevel inverter (Sujitha N.)
output voltage and current without filter is found to be 22.16 % and 2.7 % and THD of the grid voltage and current with filter is reduced to 1.74 % and 2.18 % respectively which is well within the IEEE 519 standard as shown in Figure 8.

The proposed system is simulated and analyzed for various irradiation conditions of PV array and the corresponding power fed to the grid and efficiency is plotted in Figure 9. From Figure 9, it is evident that the grid power and efficiency is increasing with the increase in PV array irradiations. Thus, modular multilevel inverter topology feed the maximum power to the utility grid from the PV array efficiently at higher irradiation conditions with low voltage and current THD.

A comparison between the components count of the existing topologies and the modular multilevel inverter topology presented in this paper are provided in Table 2. From the table, it is evident that the modular multilevel topology presented in this paper has less number of components which reduces the cost and size of the system.

Figure 7. Waveforms of dc link voltage, $V_{\text{dc-link}}$, output voltage without filter, $V_{\text{inv}}$, grid voltage, $V_{\text{grid}}$ and grid current, $I_{\text{grid}}$

Figure 8. THD waveforms of (a) grid voltage without filter (b) grid current without filter (c) grid voltage with filter (d) grid current with filter
Figure 9. Relative variation of output power and efficiency of the proposed system with respect to PV array irradiations

Table 2. Comparison of seven level topologies

<table>
<thead>
<tr>
<th>Topology</th>
<th>Diode clamped MLI</th>
<th>Capacitor clamped MLI</th>
<th>Cascaded H-bridge MLI</th>
<th>Reverse voltage MLI [25]</th>
<th>Proposed Modular MLI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sources</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>Diodes</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Capacitors</td>
<td>0</td>
<td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Switches</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>10</td>
<td>8</td>
</tr>
</tbody>
</table>

4. CONCLUSION

Grid tied photovoltaic system using modular multilevel inverter is proposed in this paper. MMLI used in the proposed system produces a 7 level output with minimum number of switches active at any instant. Generation of output levels are explained with the corresponding equivalent circuit in this paper. MATLAB/Simulink software is used for the simulation analysis of the proposed system and the results are furnished. From the simulation results, it is evident that the proposed system is capable of feeding power to grid from the symmetrical PV array sources with low voltage and current THD of 1.74 % and 2.18 % respectively. The number of output levels can also be increased, if more number of basic units of this MMLI is added.

ACKNOWLEDGEMENTS

The authors would like to thank Mr. Swithin Abner, Mr. Sumit Panja and Mr. Rishi Raj Gupta, B.Tech. Students, School of Electrical Engineering, Vellore Institute of Technology, Chennai, India for their contributions in the simulation study of stand-alone modular multilevel inverter.

REFERENCES


