Implementation of the conventional seven-level single-phase symmetrical cascaded H-Bridge MLI based on PSIM

Hassan Salman Hamad
Technical Electrical Department, Technical Instructors Training Institute, Middle Technical University, Iraq

ABSTRACT
Researchers have found interest in the multilevel inverters (MLI) owing to the low total harmonic distortion (THD) associated with their output voltage, as well as their low electromagnetic interference (EMI). The MLI represents an effective and feasible solution for enhancing power demand and minimizing AC waveforms’ harmonics as they generate a preferred level of output voltage as inputs from varying levels of DC voltages. In this paper, the performance of a seven-level cascaded H-bridge MLI with an asymmetrical number of power switches was evaluated. The simulation performance is shown to validate the operating principle of the single-phase cascaded H-bridge inverter. To control the MLI, a pulse width modulation approach was utilized. The operating principle of the MLI was verified via simulation using PSIM software.

Keywords: Cascaded H-bridge inverter, PSIM, MLI, THD

1. INTRODUCTION
The generation of electricity from renewable sources has attracted much attention recently. In this regard, solar energy from photovoltaic (PV) systems have received the most attention from researchers due to their numerous benefits like no fuel costs, no emission, no noises, and requiring little care. Solar PV panels are among the rapidly increasing source of energy globally, especially in grid-connected applications (about 80% of the global market in 2010 were reserved for grid-connected applications) [1].

The recent years witnessed tremendous growth in the global renewable energy demand. As such, solar power has contributed significantly to clean energy generation, thereby playing a major role in meeting the global electricity demand. However, the major issue in this regard is the optimal incorporation of PV energy resources into the prevailing power distribution network. Consequently, more studies have been dedicated recently to grid-tied PV power conversion systems. The major aim of these converters is to improve on the power fed to the power grid through suitable tracking of the PVs’ maximum power point (MPP); this is achievable by minimizing losses as well as harmonic distortion (HD) whereas ensuring high consistency [2].

Much interest has been focused on MLI due to their numerous advantages, such as low switching device stress, low output total harmonic distortion (THD), and minimal switching stress [3]. The interest in renewable energy sources, especially solar energy, is elicited by the impending exhaustion of fossil fuel reserves and the associated environmental problems from the conventional power generation techniques. Within the last 25 years, the demand for solar-sourced energy has intensified by 20%–25% per annum,
especially in the grid-connected applications [4, 5]. The market increase in grid-connected PV systems have consequently increased interest in grid-connected PV systems. Based on diverse arrangements of the PV system, the 5-inverter groups can be well-defined as string inverters, multi-string inverters, AC-module inverters, central inverters, and cascaded inverters.

Regarding the MLI, three basic structures have been presented: “diode-clamped multilevel inverter,” “flying capacitor multilevel inverter,” and “cascaded multilevel inverter” [6]. The cascaded MLI has numerous single-phase H-bridge inverters besides it categorized depend on the DC voltage level of the sources into symmetric and asymmetric groups. The symmetric group has H-bridges with equal DC voltage source magnitude while the reverse is the case for the asymmetric group.

These structures are advantageous because of their low range of DC voltage sources that considers the most significant parameter when determining an inverters’ cost. Contrarily, some of them require a several insulated gate bipolar transistors due to the involvement of several bidirectional power switches and this is a major drawback of such topologies. A study by [7] has presented an asymmetric topology whose main challenge is associated to their switches of bidirectional power. These switches made the cost higher and the number of inverters IGBTs is increased.

Power conversion is emerging as a solution for both high and medium voltage transformerless systems; multilevel converters are represented as a boundary for grid-connected PV systems. A configuration of the (CHB) specifically embodies a vital solution towards the connection of each H-bridge cell to a specified DC source [8, 9]. This circuit topology has the ensuing advantages: (i) an adaptable modular structure suited for different power and voltage levels, thereby permitting the sharing of voltage boosting between H-bridge cells; (ii) an expandable multilevel waveform which can be extended to several voltage steps based on the number of cells used. The increased number of voltage levels equally lower the THD; it also better-quality output currents and voltages compared to the traditional converters [10, 11]. Consequently, the output filter demands are weaker to ensure agreement with the standards for grid harmonics [12]. The CHB circuit topology also allows separate control of each DC links’ voltage to ensure an improved MPPT quality which maximizes PV power extraction and enhances the efficiency of the system [13, 14].

This paper projected a new cascaded MLI topology for increasing the number of output voltage levels and reducing the number of driver circuits, power switches, and the overall inverter cost. It should be observed that the proposed topology utilized unidirectional power switches and has been compared to other topologies from different perspectives, including the number of IGBTs, DC voltage sources, differences in the values of the DC voltage sources, as well as blocking voltage value for each switch. Lastly, the proposed topology was evaluated for performance in generating all voltage levels through a 7-level inverter. The performance was verified through simulation using a PSIM software.

This work presents the operation of a single-phase circuit configuration without a transformer or a DC-DC boost stage. The major drawback is the necessity to have a higher total DC link voltage compared to the peak value of the grid voltage so as to feed active power from the PV panels into the power grid. Another problem is the need to adopt an adequate multilevel modulation technique.

2. DESCRIPTION OF THE PROPOSED 7-LEVEL INVERTER SYSTEM

Figure 1 depicts the degrees of the sources of DC voltage of the projected seven-level inverter which are determined thus [15]:

\[
V_1 = V_{dc}
\]

\[
V_2 = 2V_{dc}
\]

focusing on (1), (2), and Table I, the projected topology can produce 0, \pm V_{dc}, \pm 2V_{dc}, and \pm 3V_{dc} at the output.

![Figure 1. Topology of the cascaded H-bridge MLI for PV systems](image-url)
Table 1. Output voltages of the proposed seven-level inverters

<table>
<thead>
<tr>
<th>No.</th>
<th>S1</th>
<th>S2</th>
<th>S11</th>
<th>S22</th>
<th>Sa</th>
<th>Sb</th>
<th>vo</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>V1</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>V2</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>V1-V2</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>-V1</td>
</tr>
<tr>
<td>6</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-V2</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>-(V1-V2)</td>
</tr>
</tbody>
</table>

The configuration of the cascaded MLI is made up of n H-bridge converters which are serially connected as depicted in Figure 2. A short string of PV panels feeds each DC link rather than a DC supply [16, 17]. The 4 switches in each H-bridge can be combined in different ways to generate the following three output voltage levels: –Vc, 0, or +Vc. A cascaded MLI with n input sources can offer 2n+1 level to generate the AC output waveform. With this (2n+1)-level voltage waveform, the harmonics in the generated current is reduced, thereby minimizing the output filters.

The cascaded MLI, as shown in Figure 2 is connected to the grid using an L filter to ensure a reduction in the switching harmonics [18]. A local load is also parallel connected. The delivery of the PV power to the grid is dependent on the conditions of the system operation.

The CHB multilevel converter is usually made up of a number of serially connected N H-bridge cells. This circuit topology is important for either string or module fed to the grid. The illustration of a single phase 2N+1 levels CHB inverter of PV AC module fed to the grid is depicted in Figure 2 [19]. Each of the PV generators is directly connected to an H bridge inverter whose outputs (vHi) are serially connected to the grid to generate the expected AC output waveform. Each H bridge can generate three voltage levels as presented in Table I based on the diverse modes of the switching devices.

![Figure 2. The topology of the grid-connected system](image)

3. **CH-B MODULATION STRATEGY**

The modulation strategy proposed in this study is a combination of the staircase and unipolar PWM where each CHB converters’ cell can be in any of the following 4 states presented in Table II. The cell is bypassed in the first state, but inserted in the second and third stages such that its output voltage is +v_{pv}, and -v_{pv} respectively [20, 21].

The technique proposed in this study is basically based on the partitioning of the grid voltage into different N regions. Note that the lowest number of cells required to create the multilevel waveform must at least be equivalent to the adjoining integer, but more than the v_{grid} / v_{pv_min}, instead, the operation can be considered in the modulation linear region with the intent of defining each cells’ minimum DC link voltage appropriate for this purpose.

*Implementation of the conventional seven-level single-phase symmetrical ... (Hassan Salman Hamad)*
3.1. Basic principles of operation

The CMI is a series of conventional 2-level bridges with serially connected AC terminals to generate the output waveforms. The power circuit for the proposed seven-level inverter with 3 cascaded cells is depicted in Figure 3(a). Several independent DC sources are needed in the CMC and they can be sourced from the batteries, solar cells or fuel cells [22]. Each converter level can produce 3 different voltage output (+VdC, 0, -Vd) through the combination of the 4 switches of each cell in different manners. The sum of all the inverter outputs gives the AC output. The number of output-phase voltage levels is defined as \( n = 2N + 1 \), where \( N \) represents the number of DC sources. For example, in Figure 3(a), the output range ranges from \(-2Vd\) to \(+2Vd\) with 5 levels. The projected inverter functioned through 6 modes for each fundamental frequency cycle. Figure 3(b) depicts the per unit output-voltage signal per cycle while the 6 modes are described thus:

Mode 1: \( 0 < \omega t < \theta_1 \) and \( \theta_4 < \omega t < \pi \);
Mode 2: \( \theta_1 < \omega t < \theta_2 \) and \( \theta_3 < \omega t < \theta_4 \);
Mode 3: \( \theta_2 < \omega t < \theta_3 \);
Mode 4: \( \pi < \omega t < \theta_5 \) and \( \theta_8 < \omega t < 2\pi \);
Mode 5: \( \theta_5 < \omega t < \theta_6 \) and \( \theta_7 < \omega t < \theta_8 \);
Mode 6: \( \theta_6 < \omega t < \theta_7 \).

3.2. Control scheme (CS)

The CS for the control of a single H-bridge inverter is based on the classical scheme. From Figure 4, DC input voltage is the source of DC power devices; the multilevel inverter (7-level) changes the DC voltage to AC voltage while the gating signal control system generates the pulse that controls the switching pattern of the H-bridge MOSFET switches [23, 24].

![Diagram](image.png)

Figure 3. 7-level output voltage \((v_{ab})\) Cascaded MLI with (a) separate DC sources, (b) and switching angles
The PI controller is used in the CS of the projected cascade H-bridge MLI. This PI controller is popular owing to its simple framework and ease of use for industrial control applications. Figure 5 shows the control circuit of the projected system while the governing for the control action law of a PI controller is represented [25, 26].

4. DESIGN SIMULATION, ANALYSIS & RESULTS
This section illustrated the simulation of the cascaded H-Bridge MLI circuit using PSIM. The associated figures illustrated for all levels the simulated output voltage, trigger switching pulses, THD, and current analysis, as well as the output voltage with equal step waveform for the proposed technique. PSIM is among the currently available and fast system-level simulators, meaning that the hypotheses can be tested easily and early to ensure a rapid transition from design to implementation. The PSIM can simulate complex power converter and control systems within a short period. The PSIM was used to validate the working principle of the single-phase CHB-MLI as depicted in Figure 6. The complete list of the simulation parameters for the suggested single-phase CHB-MLI is presented in Table II. At first, we set $V_{dC1} = V_{dC2} = 100$ V to evaluate the attributes of the suggested inverter. Figure 6 demonstrates the outcome of the simulation process for the CHB-MLI upon balancing 2 modules. The DC-link voltage of the 2 MLI modules is balanced by controlling the shoot-through duty cycle. The output phase voltage, as depicted in Figure 6, is 220 Vrms with seven-levels. Figure (7-a & b) show the output current and voltage, while Figure 8 explain the 12 PWM signal for IGBT. Figure (9-a & b) represent the THD for the output voltage signal. The THD of the
phase voltage is 2.80 %. The peak DC-link voltage of the two MLI modules is equivalent to the voltage of the capacitor (200 V). The 7-level switching of the CHB MLI is illustrated in Table 2.

<table>
<thead>
<tr>
<th>Time</th>
<th>Positive Half Cycle</th>
<th>Negative Half Cycle</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>V1</td>
<td>V1+V2</td>
</tr>
<tr>
<td>Bridge A Sa 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Sa 4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Bridge B Sb 1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>Sb 4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Bridge C Sc 1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Sc 4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Bridge D Sd 1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Sd 4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Inversion Sp1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Bridge Sp2</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Sp3</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Sp4</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Figure 6. Simulation outcomes of the projected single-phase CHB under the same voltage condition source, $V_{dc1} = V_{dc2} = 100$ V.

Figure 7. Current output phase (a), Voltage output phase (b)
PSIM simulation has been demonstrated as a CH-bridge topology of MLIs with emphasis on 7-levels. Efforts on this topology have been detailed in this article with emphasis on the main parameters like the generated gating pulses of PWM, the THD, the switching power devices used, and the current and voltage stresses.
5. CONCLUSION

The single-phase cascaded H-bridge inverter was discussed in this paper with respect to its operating principles and performance analysis. This structure of the multilevel inverter and its fundamental principles were analyzed. Furthermore, the basic topology for MLIs was proposed for the generation of 7-voltage levels at the output. Any number of output levels can be developed from the basic topologies. The MLIs guarantees lower THD and enhanced output waveforms. Meanwhile, the suggested topology consists of a higher number of varying DC voltage sources compared to the others. The proposed topology was evaluated in terms of performance accuracy using PSIM simulation. The PWM was used for controlling the H-bridge cascaded MLI to advance the performance in terms of reducing the THD. Since the AC output voltage of the inverter is higher than the source DC input voltage, the proposed topology is suitable for photovoltaic, FACTS and UPS applications.

REFERENCES


