A Simple Strategy of Controlling a Balanced Voltage Capacitor in Single Phase Five-Level Inverter

L. Heru Pratomo*'**, F. Danang Wijaya*, Eka Firmansyah*

* Departement of Electrical Engineering and Information Technology, Gadjah Mada University

** Departement of Electrical Engineering, Soegijapranata Catholic University

Article Info

Article history:

Received Dec 4, 2014 Revised Jan 20, 2015 Accepted Feb 3, 2015

Keyword:

Five level inverter Power semiconductor Pulse width modulation Renewable energy system Voltage balancing

ABSTRACT

The five-level inverter has been used for many applications in renewable energy systems. Even though its harmonic distortion was lower than the conventional two-level inverter. The five-level converter has some disadvantages such as increasing power semiconductor, complex pulse width modulation control methods, and problem with the voltage balancing of the capacitor. This paper aims to propose a modified five-level inverter based on sinusoidal pulse width modulation using phase shifted carrier to enhancing the capacitor voltage balancing. This modified five-level inverter reduces the overall cost and the complexity of the pulse width modulator. Thus making the proposed control system highly simple. The performance and its controller were validated by means of standard laboratory equipments. The analysis, simulation and implementation result showed better performance of five-level inverter.

Copyright © 2015 Institute of Advanced Engineering and Science.

All rights reserved.

Corresponding Author:

L. Heru Pratomo,

Departement of Electrical Engineering and Information Technology,

Gadjah Mada University,

Jl. Grafika No 2. Kampus UGM, Yogyakarta, 55281, Indonesia.

Email: heru.s3te12@mail.ugm.ac.id

1. INTRODUCTION

Multilevel inverters have recently been developed to obtain good power quality. The general concept of this inverter is to use the power semiconductor switches to perform the conversion power. When compared to conventional power conversion approaches, there are some advantages such as a higher power production waveform quality and the reduced the voltage stress on load, high-voltage capability, and low electromagnetic compatibility. Multilevel voltage source inverters have been broadly classified into three main groups [1]: The diode-clamped multilevel inverter or the multi point-clamped converter [2], the flying-capacitor multilevel converter or multi cell inverter [3], [4] and the cascade multilevel inverter separated DC source or cascaded H-bridge multilevel inverter [5]. Other multilevel inverter topologies, such as the modular multilevel inverter employing half bridge [6], and hybrid combinations of three basic groups, have also been proposed in the literature since the last years [7]-[9]

The disadvantage of multilevel power conversion is in terms of the higher number of semiconductor switches. Another disadvantage is that the small voltage steps are typically produced by isolating voltage sources or a series of capacitor. The isolated voltage sources using a series of capacitors are required for voltage balancing [2], [4], [7-9]. For certain conditions, the voltage balancing is possible to be overcome by using a redundant switch state. For a complete solution to the problems of voltage-balancing, another multilevel inverter might, however, be required [3].

Some applications for these new multilevel inverters include flexible AC transmission systems and high power medium-voltage motor drives [10], [11]. One area where multilevel inverters are particularly

suitable is that of renewable energy such as Photovoltaic, wind turbine in which efficiency and power quality are of great concerns of researchers [12], [13].

The authors in their article [14], the source voltage is not efficient in generating output voltage level. The topology, for instance can only produce five levels of output with four DC sources, while the conventional multilevel inverter can produce up to nine levels with the same amount of the same power supply. The new five-level inverter using six power semiconductor switches, two diodes and two capacitors is performed to acquire five-levels, but with a very complicated use of control system [15]. This system can be eliminated by changing the control model into an operating model based upon sinusoidal pulse width modulation using phase shifted carrier signal. This modulation technique enables the equilibrium voltage on the capacitor to always be properly maintained without any needs of sensor and complex control system. The performance of proposed topology and its controller were validated with laboratory experiments.

2. RESEARCH METHOD

IJPEDS

In conventional multilevel inverters, power semiconductor switches are used to generate high-frequency waveform in positive and negative polarity. However, the utilization of all the switches is not required to produce the level of bipolar as practiced. This idea has been practiced by the new topology.

This topology is a hybrid multilevel topology, which separates the output voltage into two parts. The first part is called as level generation at positive polarity, requiring high-frequency switches to generate three levels. The polarity generation is another part as, the low-frequency part operating at line frequency. This topology refers to a combination of two parts. To generate a complete multilevel output, the positive levels are generated by the high-frequency part and this part subsequently is fed to an H-bridge inverter which will generate the required polarity of the output [15].

Figure 1 depicts the five-level inverter topology, the principal idea of which as a multilevel inverter is that the left stage in Figure 1 generates the three output levels and the right circuit decides about the polarity of the output voltage.




Figure 1. The multilevel inverter topology in five levels

The five-level inverter has two cycles and always ongoing work fluctuating in positive and negative values. Here is a five-level inverter working principle. The positive half cycle occurs in the current flow as shown in Figure 2 (a-d).

1. The mode of operation 1: maximum positive output $(+V_{in})$: S_1 , S_3 is ON, connecting the load positive terminal to V_{in} , and S_6 , S_2 is ON, connecting the load negative terminal to ground. All of other controlled switches are OFF; the voltage applied to the load terminals is V_{in} . Figure 2 (a) shows the current paths that are active at this stage. Mode operation 1 has an equation as follows:

$$V_{i} = V_{L} + V_{o},$$

$$L\Delta i = (V_{i} - V_{o})t_{on}$$
(1)

2. The mode of operation 2 and 3: A half positive output $(+\frac{1}{2}V_{in})$: S_1 , S_3 is ON, connecting the load positive terminal, and S_4 , D_2 is ON, connecting the load negative terminal to ground through the C_2 ($V_{C2} = \frac{1}{2}V_{in}$). All of other controlled switches are OFF; the voltage applied to the load terminals is $\frac{1}{2}V_{in}$ or D_1 , S_3 is ON, connecting the load positive terminal, and S_6 , S_2 is ON, connecting the load negative

terminal to ground. All of other controlled switches are OFF; the voltage applied to the load terminals is $\frac{1}{2} V_{in}$. Figure 2(b) and 2(c) show the current paths that are active at this stage. Mode operation 2 and 3 have an equation as follows:

$$V_{o} = L \frac{di}{dt} + \left[V_{i} - V_{c1}\right],$$

$$L\Delta i = \left[V_{o} - \frac{1}{2}V_{i}\right]t_{off}$$
(2)

Mode operation 3 has an equation:

$$V_{o} = L \frac{di}{dt} + \left[V_{i} - V_{c2} \right],$$

$$L\Delta i = \left[V_{o} - \frac{1}{2} V_{i} \right] t_{on}$$
(3)

3. The mode of operation 4 and 5: Zero output: This level can be generated by two switching combinations; switches D_1 , D_2 , S_3 and S_6 are ON, or D_1 , D_2 , S_4 and S_5 are ON, and all of other controlled switches are OFF; terminal output is a short circuit, and the voltage applied to the load terminals is zero. Figure 2(d) and Figure 2(e) show the current paths that are active at this stage. Mode operation 4 and 5 have an equation as follows:

$$V_{o} = L \frac{di}{dt},$$

$$L\Delta i = [V_{o}]t_{off}$$
(4)

4. The mode of operation 6, 7, 8 and 9 are a half negative output.




Figure 2. The mode of operation: (a) $V_o = V_{in}$ (b) $V_o = \frac{1}{2} V_{in}$ (c) $V_o = \frac{1}{2} V_{in}$ (d) $V_o = 0$

Thus, matrix equation obtained in the area of operations $\frac{1}{2} \le D_1 \le 1$ can be presented as follows,

$$\begin{bmatrix} V_o \\ V_o \end{bmatrix} = D_1 \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} V_i \\ \frac{1}{2} V_i \end{bmatrix}. \tag{5}$$

And the area of operations, $0 \le D_2 \le \frac{1}{2}$ comes to be,

Thus the overall matrix equations can be presented as follows,

$$\begin{bmatrix} V_{o} \\ V_{o} \\ V_{o} \\ V_{o} \end{bmatrix} = \begin{bmatrix} D_{1} \\ D_{2} \end{bmatrix} \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} V_{i} \\ \frac{1}{2}V_{i} \\ \frac{1}{2}V_{i} \\ 0 \end{bmatrix}. \tag{7}$$

Where:

$$\begin{bmatrix} D_1 \\ D_2 \end{bmatrix} = D$$
, $D = \frac{V_c}{V_{\text{inf}}}$, D: the modulation index.

 V_c : The amplitude of the carrier signal.

 $V_{\rm inf}$: The amplitude of the signal information.

From the mode of operation that occurs, an equation output current ripple can be derived. An inverter output signal can be considered as a DC signal that fluctuates in the positive and negative value if the carrier frequency is very high. If the switching period is expressed as:

$$T = \frac{1}{f} = t_{on} + t_{off} \tag{8}$$

The operation mode 1 and 2, equation output current ripple will work at the first level to the second level as presented below:

$$\Delta i = \frac{V_i^2 - 3 V_i V_o + 2 V_o^2}{(3 V_i - 4 V_o) L f}.$$
(9)

The equation of the output current ripple (9) is valid at the interval time, $1 \le D_1 \le \frac{1}{2}$. The operation mode 3 and 4, equation output current ripple will work at the second level to the third level as presented as follows:

$$\Delta i = \frac{\left(\frac{1}{2}V_i - V_o\right)V_o}{\frac{1}{2}V_i L f} \tag{10}$$

The equation of the output current ripple (10) is valid at the interval time, $\frac{1}{2} \le D_2 \le 0$. At the time of negative fluctuations, the value on the other hand becomes negative. Where:

 Δi : Output current ripple

f: Switching frequency

L: Inductance of the inductor

A five-level inverter requires two capacitors as the linked series. Both capacitors are then connected to a DC voltage source. Because the capacitor voltage must be in balance, this equilibrium is determined by the charging and discharging through the power switches. Thus the amount of energy stored in the capacitor will be equal to the amount of energy stored in the inductor. The value of the capacitor can be determined as follows:

$$W_{C} = W_{L},$$

$$C = \frac{L \Delta I^{2}}{\Delta V^{2}}.$$
(11)

From the mode operation in Figure 2, two cycles can occur in operating modes including positive and negative cycles. In this way, an inverter output voltage $(+V_b + \frac{1}{2}V_b \ 0, -\frac{1}{2}V_b \ 0, -\frac{1}{2}V_b \ -V_i)$. Based on the operating mode, charging and discharge occurred in the capacitor, thus creating an automatic balance of the capacitor voltage.

A simple pulse width modulation technique to make the balance voltage on capacitor was introduced to generate the switching signals based upon Table 1. The reference signals (V_{ref}) were compared with a carrier signal ($V_{carrier}$). Figure 3 shows the resulting switching pattern. Switches S_1 , and S_2 would be switching at the rate of the carrier signal frequency, whereas S_3 , S_6 and S_4 , S_5 would operate at a frequency that was equivalent to the fundamental frequency. The proposed scheme of a multilevel inverter topology in five levels is shown in Figure 4.




Figure 3. Switching pattern for the single-phase five-level inverter




Figure 4. The proposed scheme

3. RESULTS AND ANALYSIS

Verification of the analysis and simulation that have been conducted was performed, through laboratory testing. Table 2 presents the parameters used in the simulation and implementation. This scheme (Figure 4) was implemented with ATMEGA 8535 micro-controller using data lookup tables. Meanwhile, the simulation of the control circuit as shown in Figure 4 was implemented with a Power Simulator Software. The simulation results showed a number of switching functions on each semiconductor switch device. Computational simulation resulted in the form of a switching function later in the program and inserted into a memory included in the micro-controller 8535 (Figure 5(a) and 5(b)). Figure 6(a) and 6(b) show the implementation result pulse width modulation switching signals for switches S_1 – S_6 in micro-controller.




Figure 5. Simulated waveforms: (a) Switching on S_1 - S_2 (b) Switching on S_3 - S_6 , and S_4 - S_5




Figure 6. Implemented waveforms: (a) switching on S_1 - S_2 (b) Switching on S_3 - S_6 , and S_4 - S_5

Figure 5(a) and 6(a) show a sinusoidal pulse width modulation used to switch S_1 and S_2 . Figure 5 (b) and 6(b) meanwhile show a pulse shaper polarity inverter at 50 Hz used to switch S_3 - S_6 and S_4 - S_5 . In this strategy, the power switch S_1 and S_2 used a high switching frequency. For this reason the power switch that was used must have a high switching capability. Conversely the power switch on S_3 - S_6 and S_4 - S_5 can use the power switch with a low switching frequency.

Figure 7(a) shows the simulation result of five-level voltages of inverter outputs. The magnitude of the first, second, third, fourth, and fifth voltage levels were at +300V, +150V, 0V, -150V and -300V respectively; whereas to obtain the fundamental value of the filter inductor voltage has been used. Figure 7 (a) shows the significant value of the fundamental harmonic voltage. The magnitude of the voltage harmonics was related to the ripple current in Equation (9) and (10), enabling to minimize the voltage harmonics by enlarging the filter inductor (Figure 7(b)) or switching frequency (Figure 7(c)) or both of them (Figure 7 (d)), Figure 8 shows the implementation result of five-level voltages of inverter outputs

Figure 9 shows the simulation and implementation result of voltage in capacitor, the magnitude of the first, second, were at 150V. This control strategy is possible equilibrium voltage on the capacitor. Balancing the voltages of DC capacitors is very important in controlling the multilevel inverter. The voltage balance of DC capacitor voltages V_{CI} and V_{C2} can be controlled by the power electronic switches S_1 and S_2 easily using phase shifted carrier.

166 ☐ ISSN: 2088-8694




Figure 7. Simulated waveforms of output voltage: (a) f = 5KHz, L = 2mH (b) f = 5KHz, L = 5mH (c) f = 10KHz, L = 2mH (d) f = 10KHz, L = 5mH




Figure 8. Implemented waveforms of output voltage: f = 5KHz, L = 2mH




Figure 9. Capacitor voltage: (a) Simulated waveforms between the value of V_{c1} and V_{c2} (b) Implemented waveforms between the value of V_{c1} and V_{c2}

4. CONCLUSION

A proposed inverter topology has more advantages compared to the conventional one in terms of the equilibrium voltage on the capacitor, DC isolation, control requirements, cost, and reliability. It is shown that this topology can be a good candidate for converters used in power applications as in Photovoltaic systems, UPS, etc. In the mentioned topology, the switching operation was separated into high and low frequency parts. Pulse width modulation for the inverter had simplicity requiring no voltage balance in the capacitor. Further, the proposed topology can effectively work as a five-level inverter with a new carrier for modulation strategy.

REFERENCES

- [1] Sreedhar Madichetty, Abhijit Dasgupta. Modular Multilevel Converters Part-I: A Review on Topologies, Modulation, Modeling and Control Schemes. *International Journal of Power Electronics and Drive System (IJPEDS)*. 2014; 4(1): 36-50.
- [2] Shantanu Chatterjee. A Multilevel Inverter Based on SVPWM Technique for Photovoltaic Application. *International Journal of Power Electronics and Drive System (IJPEDS)*. 2013; 3(1): 62-73.
- [3] Vahid Dargahi, Arash Khoshkbar Sadigh, Mostafa Abarzadeh, Mohammad Reza Alizadeh Pahlavani, Abbas Shoulaie. Flying Capacitors Reduction in an Improved Double Flying Capacitor Multicell Converter Controlled by a Modified Modulation Method. *IEEE Transaction on Power Electronics*. 2012; 27(9): 3875 3887.
- [4] Arash Khoshkbar Sadigh, Seyed Hossein Hosseini, Mehran Sabahi and Gevorg B. Gharehpetian. Double Flying Capacitor Multicell Converter Based on Modified Phase-Shifted Pulsewidth Modulation. *IEEE Transaction on Power Electronics*. 2010; 25(6): 1517-1526.
- [5] Elena Villanueva, Pablo Correa, José Rodríguez, Mario Pacas. Control of a Single-Phase Cascaded H-Bridge Multilevel Inverter for Grid-Connected Photovoltaic Systems. *IEEE Transaction on Industrial Electronics*. 2009; 56(11): 4399-4404.
- [6] M Hagiwara, H Akagi. Control and experiment of pulse width modulated modular multilevel converters. *IEEE Trans. Power Electronics*. 2009; 24(7): 1737–1746.
- [7] Gnana Prakash M, Balamurugan M, Umashankar S. A New Multilevel Inverter with Reduced Number of Switches. *International Journal of Power Electronics and Drive System (IJPEDS).* 2014; 5(1): 63-70.
- [8] Rasoul Shalchi Alishah, Daryoosh Nazarpour, Seyyed Hossein Hosseini, Mehran Sabahi. Design of New Single-phase Multilevel Voltage Source Inverter. *International Journal of Power Electronics and Drive System (IJPEDS)*. 2014; 5(1): 45-55.
- [9] Nasrudin A Rahim, Krismadinata Chaniago, and Jeyraj Selvaraj. Single-Phase Seven-Level Grid-Connected Inverter for Photovoltaic System. IEEE Transaction on Industrial Electronics. 2011; 58(6): 2435-2443.
- [10] G Shahgholiyan, E Haghjou, S Abazari. Improving the Mitigation of Voltage Flicker by Usage of Fuzzy Control in a Distribution Static Synchronous Compensator (DSTATCOM). *Majlesi J. Elect. Eng.* 2009; 3(2): 25–35.
- [11] PP Rajeevan, K Gopakumar. A Hybrid Five-Level Inverter With Common-Mode Voltage Elimination Having Single Voltage Source for IM Drive Applications. *IEEE Transaction on Industrial Electronics*. 2012; 59(11): 2037-2047
- [12] KY Lau, MFM Yousof, SNM Arshad, M Anwari, AHM Yatim. Performance Analysis of Hybrid Photovoltaic/Diesel Energy System under Malaysian Conditions. *J. Energy*. 2010; 35(8): 3245–3255.
- [13] K Sivakumar, Anandarup Das, Rijil Ramchand, Chintan Patel, K Gopakumar. A Hybrid Multilevel Inverter Topology for an Open-End Winding Induction-Motor Drive Using Two-Level Inverters in Series With a Capacitor-Fed H-Bridge Cell. *IEEE Transaction on Industrial Electronics*. 2010; 57(11): 3707-3714.
- [14] G Mondal, K Gopakumar, PN Tekwani, E Levi. A Reduced Switch Count Five-level Inverter with Common-mode Voltage Elimination for an Open-end Winding Induction Motor Drive. *IEEE Transaction on Industrial Electronics*. 2007; 54(4): 2344–2351.
- [15] Jia Min Shen, Hurng Liahng Jou, Jinn Chang Wu, and Kuen Der Wu. Five-Level Inverter for Renewable Power Generation System. *IEEE Transactions on Energy Convertion*. 2013; 28(2): 257-266.

BIOGRAPHIES OF AUTHORS



L. Heru Pratomo was born in Ambarawa, Indonesia, in 1976. He received the B.S. degree from Chatolic University, Semarang, Indonesia in 1994 and M. Eng degree from Bandung Institute of Technology, (ITB)-Bandung, Indonesia in 2004. At a recent, he is studying at Ph.D Program at Gadjah Mada University. His current research is focused on multilevel inverter topology, active power filtering and PV-Grid Systems.



F. Danang Wijaya was born in Yogyakarta, Indonesia, in 1974. He received the B.E.E and M.E.E degrees from Gadjah Mada University, Yogyakarta, Indonesia, in 1997 and 2001. In 2009, he received Dr. Eng degree in energy sciences from Tokyo Institute of Technology, Tokyo, Japan. He has been a lecturer and researcher at the Electrical Engineering Department, Gadjah Mada University since 1998. His research interests are in the area of energy conversion, electrical machines, and power electronics



Eka Firmansyah was born in Yogyakarta, Indonesia, in 1979. He received the B.E.E from Gadjah Mada University, Yogyakarta, Indonesia, in 2001 and M. Eng degree from Nanyang Technological University Singapore, in 2005. In 2010, he received Ph.D degree in power electronic from Kyushu University, Tokyo, Japan. He has been a lecturer and researcher at the Electrical Engineering Department, Gadjah Mada University since 2002. His research interests are in the area of power electronics and robotics