Closed Loop Analysis of Bridgeless SEPIC Converter for Drive Application

Gopinath M*, G. Gopu**

*Dr.N.G.P. Institute of Technology, Coimbatore, Tamilnadu, India **Sri Ramakrishna Engg College, Coimbatore, India

Article Info	ABSTRACT			
<i>Article history:</i> Received Dec 23, 2014 Revised Feb 21, 2015 Accepted Mar 20, 2015	In this paper closed loop analysis of Single phase AC-DC Bridgeless Single Ended Primary Inductance Converter (SEPIC) for Power Factor Correction (PFC) rectifier is analyzed. In this topology the absence of an input diode bridge and the due to presence of two semiconductor switches in the current flowing path during each switching cycle which will results in lesser conduction losses and improved thermal management compared to the			
<i>Keyword:</i> Bridgeless rectifier Low conduction losses Power factor correction Rectifier Single ended primary-inductor	conventional converters. In this paper the operational principles, Frequency analysis, and design equations of the proposed converter are described in detail. Performance of the proposed SEPIC PFC rectifier is carried out using Matlab Simulink software and results are presented.			
Total harmonic distortion	Copyright © 2015 Institute of Advanced Engineering and Science. All rights reserved.			
Corresponding Author:				

M. Gopinath Dr. N.G.P. Institute of Technology, Coimbatore-48, India Email: gopiavi11@outlook.com

INTRODUCTION 1.

Due to the increase on high efficiency and low harmonic pollution, the PFC circuits are commonly employed in ac-dc converters and also in switched-mode power supplies. Generally, in these kinds of converters include a full-bridge diode rectifier on an input current path, so that conduction losses will be worse especially at the low line. To overcome this problem, bridgeless converters is introduced to reduce or eliminate the full-bridge rectifier, and hence a conduction losses [1]-[3]. Recently, several bridgeless topology have been introduced to improve the rectifier power density and also to reduce noise emissions via soft-switching techniques or coupled magnetic topologies [4]-[6]. In conventional PFC Buck converters, the output voltage of the converter in [7] and [8] is lower than the peak value of the input voltage. In [9]-[13], several bridgeless single-ended primary inductor converters (SEPICs) were proposed, however in this converter, an input inductor with large inductance should be used in order to reduce the input current ripple. The above literature review does not deal with, a bridgeless SEPIC converter with ripple-free input current, closed loop analysis and Frequency response analysis of the Bridgeless SEPIC PFC converter fed DC drive.

2. **BRIDGELESS SEPIC CONVERTER**

2.1. Circuit Operation

The proposed bridgeless SEPIC converter is shown in Figure 1, which is contracted by connecting two dc-dc converters. During the positive half-line cycle, the first part of circuit L1- Q1 - L3 - Do is active through diode Dp, which is connecting the input ac source to the output ground. During the negative half-line cycle, the second part of circuit, L2- Q2- C2- L3- Do, is active through diode Dn, which is connecting the input ac source to the output ground. Generally it is sufficient to analyze the circuit only during the positive half of the input voltage. Apart from that, the operation of the proposed rectifiers will be briefly described by assuming that the three inductors are operating in DCM. Because of this several advantages can be gained. These advantages include the following: there is approximate near-unity power factor, the power switches are turned on at zero current, and the output diode Do is turned off at zero current. Thus, the losses due to the turn-on switching and the reverse recovery of the output diode are considerably reduced. Due to filter circuit across the output DC is ripple free. Coupled inductors are also used to reduce the ripple content in the circuit. Similarly the Efficiency of the proposed converter can be improved.



Figure 1. Proposed SEPIC Converter

2.2. Efficiency Improvement

The efficiency of the proposed converter can be improved by i). The voltage drop of a MOSFET is ignored, ii). The power dissipation of the reduced components is theoretically calculated. This is done with the assumption that the forward voltage drops of all diodes are 0.5 V.

$$Pavg = \frac{1}{T} \int_0^T 2VD \ IDDdt \tag{1}$$

$$\Delta \eta \ Proposed = P \ avg/input \tag{2}$$

In this case when the proposed gate signals are applied to the converter, one diode of a rectifier, including the intrinsic body diode, is omitted in a switching period. So, the efficiency improvement of the proposed converter is obtained.

2.3. Frequency Response Analysis

The power stage specifications of the bridgeless SEPIC PFC converter are designed with following power stage parameters like Input voltage, Output voltage, Output power, Switching frequency, Power Factor. According to the design specification parameters, the state vectors for both switching intervals (in the equation 3 & 4) and a quasi-state assumption, following the numerical expression of the control-to-inductor current transfer function is obtained assuming an input voltage.

$$A1 = \begin{pmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & -\frac{1}{C1} & 0 & 0 \\ 0 & 0 & 0 & -1/RC0 \end{pmatrix}$$
(3)

$$B1 = \begin{bmatrix} \frac{1}{L_1} \\ \frac{1}{L_2} \\ 0 \\ 0 \end{bmatrix}$$
(4)

$$G(s) = \frac{S3 + S2 + S + 3.96}{S4 + S3 + S2 + S1 = 3.49}$$
(5)

$$Fr = \sqrt{1 - D/L1C1} \tag{6}$$

Figure 2 shows the frequency response of the derived control-to-inductor model. As there are 2 resonance locations, and one among them has very high Q-factor. In addition, from the state-matrix and the transfer function with the characterized parameters, the locations of resonance points are determined as shown in equation-6. Those locations are related to the main passive components and the duty cycle that presents the relation between the input voltage and the output voltage.



Figure 2. Frequency response of input voltage

3. SIMULATION ANALYSIS

The performance of the proposed modeled is evaluated Using Matlab-Simulink environment, and it is extended to drive applications. The simulation of bridgeless SEPIC converter is shown in Figure 3, which gives a low conduction loss and switching loss during switch turn on and turn off condition. Figure 4 shows the input voltage and current waveform. This circuit also used to improve power factor during conversion of ac-dc. Here three identical inductors are used to reduce the ripple current. The output voltage measures 59 volts and current measures 1.4 amps from the Figure 5



Figure 3. Simulation of Proposed Circuit



Figure 4. Measured Input Voltage and Current

Figure 5. O/P Voltage= 59 v, Current=1.4 A

Figure 6 depicts the closed loop simulation circuit using PI controller, where input side voltage disturbances are created at a specified time. During open loop system output voltage of open loop with disturbance remains constant till the time of disturbance given by PI controller.



Figure 6. Closed loop Analysis of Proposed Converter

The input voltage disturbance is done using PI controller and it gets reflected in the output side, leading to reduction in the output voltage. During this time the closed loop PI circuit with PWM controller helps in reducing the overshoot caused due to open loop.

The output voltage is continuously compared with a reference voltage using a differential amplifier. The differential signal is amplified and fed to comparator. The comparator output is fed to one of the MOSFET switches. Another triangular wave is phase shifted by 180° is compared with the same differential amplifier output and the output of the second comparator is fed to the other MOSFET. Thus changes in the output voltage are reflected in the differential amplifier output and in turn in the comparator output. Figure 7 gives the output DC voltage of the closed loop circuit. Figure 8 shows the step change in the torque at 1 sec and from Figure 9, the speed attains its steady state instantly after the step change in the load torque.

From Figure 10, the THD mains current of the proposed PFC SEPIC converter fed DC drive is observed under 5%, which is the requirement of power quality.





Figure 7. DC Output Voltage

Figure 8. Change in load torque at time t= 1 sec



Figure 9. Speed response of close loop system



Figure 10. THD Value of Proposed Converter

4. EXPERIMENTAL ANALYSIS OF SEPIC CONVERTER

Figure 11 shows the hardware board with top side for main switches and bottom side for controller. The output voltage is regulated and the input current tracks the input voltage. Under full-load condition, the power factor and the harmonic distortion result can be analyzed from Figure 12. Harmonic components are shown in Table 1. The major objective of the analysis is to compensate the power stage with proper damping and to ensure the stable operation of converter. Bridgeless SEPIC PFC topologies can further improve the conversion efficiency. To maintain same efficiency, the improved circuits could operate with higher switching frequency.

Output Voltage.



Figure 11. Hardware of Proposed Converter



Figure 12. Input AC and output DC signals of proposed converter

Table 1. Harmonic components					
Fundamental	3	5	7	9	
1.448A	0.067A	0.097A	0.044A	0.009A	

5. CONCLUSION

In order to improve the efficiency, bridgeless SEPIC converter has been proposed. Performance of the proposed SEPIC PFC rectifier is carried out using Matlab Simulink software. The frequency response of the derived control-toinductor model is analyzed for the proposed converter. In our analysis Bridgeless SEPIC PFC rectifier suffers a step input voltage change and thereby it attains the steady state. Besides in improving the circuit topology the performance can be further reduce in rectifier size could be realized by integrating the three inductors. The simulation results are presented to verify the controller design. The experiment results indicate that the harmonic contents are well below the limits. It is verified that a well-designed damping circuit reduces the high risk of system instability. Simulation and hardware results show high performance in terms of high power factor and efficiency.

REFERENCES

- Garcia, O., Cobos, J.A., Prieto R., Alou P., Uceda, J., "Single Phase Power Factor Correction : A Survey", *IEEE Transactions on Power Electronics*, vol. 18, no. 3, pp. 749-755, May 2003.
- [2] Lazaro A., Barrado A., Sanz M., Salas V., Olias E., "New Power Factor Correction AC-DC Converter with Reduced Storage Capacitor Voltage", *IEEE Transactions on Industrial Electronics*, vol. 54, no. 1, pp.384-397, Feb. 2007.
- [3] Liang T.J., Yang L.S., Chen J.F., "Analysis and design of a single-phase AC/DC step-down converter for universal input voltage", *IET Electric Power Applications*, vol. 1, no. 5, pp. 778-784, Sept. 2007.
- [4] B. Su and Z. Lu, "An interleaved totem-pole boost bridgeless rectifier with reduced reverse-recovery problems for power factor correction", *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1406-1415, Jun. 2010.
- [5] H.Y. Tsai, T.H. Hsia, and D. Chen, "A family of zero-voltage-transition bridgeless power-factor-correction circuits with a zero-current-switching auxiliary switch", *IEEE Trans. Ind. Electron.*, vol. 58, no. 5, pp. 1848-1855, May 2011.
- [6] J.P.R. Balestero, F.L. Tofoli, R.C. Fernandes, G.V. Torrico-Bascope, and F.J.M. de Seixas, "Power factor correction boost converter based on the three-state switching cell", *IEEE Trans. Ind. Electron.*, vol. 59, no. 3, pp. 1565-1577, Mar. 2012.

- [7] L. Huber, Y. Jang, "Performance of evaluation for bridgeless PFC buck rectifier", *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1381, May 2008.
- [8] W. Wei, L. Hongpeng, J. Ahigong, and X. Ianguo, "A novel bridgeless buck-boost PFC converter", in Proc. IEEE Power Electron. Spec. Conf., 2008, pp. 1304-1308.
- [9] W. Wei, L. Hongpeng, J. Shigong, and X. Dianguo, "A novel bridgeless buck-boost PFC converter", in Proc. IEEE Power Electron. Spec. Conf., 2008, pp. 1304-130.
- [10] E.H. Ismail, "Bridgeless SEPIC rectifier with unity power factor and reduced conduction loss
- [11] D.S.L. Simonetti, J. Sebastian, and J. Uceda, "The discontinuous conduction mode Sepic and Cuk power factor preregulators: Analysis and design", *IEEE Trans. Ind. Electron.*, vol. 44, no. 5, pp. 630-637, Oct. 1997.
- [12] D.M. Mitchell, "AC-DC Converter having an improved power factor", U.S. Patent 4,412,277, Oct. 25, 1983.
- [13] Younghoon Cho, "A Low Cost Single-Switch Bridgeless Boost PFC Converter", in *International Journal of Power Electronics and Drive System*. Vol. 4, No. 2, June 2014.
- [14] Laxmi Devi Sahu, Satya Prakash Dubey, "ANN based Hybrid Active Power Filter for Harmonics Elimination with Distorted Mains", in *International Journal of Power Electronics and Drive System*, Vol. 2, No. 3, September 2012, pp. 241~248.

BIBLIOGRAPHIES OF AUTHORS



GOPINATH MANI has obtained his B.E degree from Bharathiar University, Coimbatore in the year 2002. He obtained his M-Tech degree from Vellore Institute of Technology; Vellore in the year 2004. He obtained is Doctorate from Bharath University, Chennai. He is working as a Professor/EEE, at Dr.N.G.P Institute of Technology, Coimbatore, India. His Area of interest is Power Electronics. He is professional member of IEEE, ISTE, IETE, IAENG, and IACSIT. He has received best performer award in the year 2010.



G. GOPU has obtained his B.E degree from Annamalai University, Chidambaram in the year 1996. He obtained his Master degree in Biomedical Signal Processing and Instrumentation in the year 2002 from SASTRA University, Thanjavur and completed his Ph.D in Biomedical Engineering at P.S.G College of Technology, Coimbatore under Anna University, Chennai. At present he is working as a Professor and Head/Biomedical, at Sri Ramakrishna Engg College, Coimbatore, India. His Area of interest is Medical Instrumentation, Power Electronics. He is professional member of IEEE, ISTE, BMESI