Conducted emission study in space vector modulated voltage source inverter

Uma Maheswari Yuvaraj¹, Amudha Alagarsamy¹, Ashok Kumar Loganathan², Selvathai Thavassy³
¹Department of Electrical and Electronics Engineering, Karpagam Academy of Higher Education, Coimbatore, India
²Department of Electrical and Electronics Engineering, PSG College of Technology, Coimbatore, India
³Defence Research and Development Organisation, Ministry of Defence, Chennai, India

ABSTRACT

To comply with electromagnetic interference (EMI) standards, the electromagnetic noise generated by power electronic converters must be analyzed and suppressed since the switching frequency of the converter affects EMI noise. Conducted emission occurs in drive systems due to inverter parasitic capacitances and rapidly switching inverter output voltages. The EMI noise produced space vector pulse width modulation (SVPWM) inverter is calculated using MATLAB/Simulink simulation data. The unwanted common mode and differential mode signals produced by the inverter are captured using a spectrum analyzer and examined using short time Fourier transform (STFT). To mitigate the effect of EMI in the circuit and to comply with the standards filters are developed. The passive filter components are defined by the EMI standards attenuation requirements. The MATLAB simulation findings are confirmed and verified by hardware implementation.

Keywords:
Conducted emission
EMI filter design
STFT
SVPWM

1. INTRODUCTION

Operating characteristics of inverters has significantly improved due to the advent of high-speed switching of electronic devices. Conducted and radiated electromagnetic interferences are generated due to the fast-switching action. For practical applications adherence of the power electronic circuit to electromagnetic compatibility is mandatory. Analysis of electromagnetic interference (EMI) of power converters at the design stage is important to avoid costly errors at the later stages of deployment of the converter. Hence, modelling of the dynamic behavior of the switching device, and accounting for various parasitic components is an indispensable part of EMI studies. EMI is caused due to common mode and differential mode noises [1]. Common mode (CM) and differential mode (DM) noises are to be analyzed analytically and its effect needs to be mitigated using appropriate mitigation techniques before actual hardware prototyping.

Research areas are focusing on addressing the complications imposed by the fast switching devices on PWM drive applications. EMI filter design for single-phase grid-connected inverter with noise source impedance consideration is presented in [2]. Frequency domain model for an inverter is presented by Drozhzhin [3]. Modified nodal analysis using state space average model is analyzed [4]. Bondarenko [5] has designed a power inverter and analyzed the Electromagnetic compatibility. Analysis of conducted emissions in the powertrain of electric vehicles is presented by Spadacini et al. [6]. Model for conducted emission of SiC Power Modules for automotive traction is presented in [7]. Detailed study on conducted emissions of an
inverter for filter development in high voltage networks is researched [8]. Soft switching topologies also reduce the current distortion [9]. Soft switching for inverter and the effect on EMI mitigation is presented in [10]-[12]. Hard switching power losses are higher compared to soft switching due to fixed value of the DC VOLTAGE in hard switching and a sinusoidal oscillation of the DC voltage in soft switching. Hanioka et al. [13] has researched on switching control method for voltage-source PWM inverters to eliminate conduction noise between phases. Common-mode EMI comparison for different PWM techniques is explained in [14]. Noise reduction method for three-level V-connected inverter using SVPWM is analyzed by Itoh et al. [15].

In this paper a SVPWM based three phase inverter is analyzed in detail and the switching configurations are simulated in MATLAB. For conducted emission estimation the equivalent circuit of the inverter is analyzed in MATLAB. The harmonic currents are measured by inserting standard line impedance stabilization network (LISN) in the power line. The common mode and differential mode noises generated at the point of coupling between the LISN and converter under test is measured using spectrum analyzer. The measurement values obtained in the spectrum analyzer depicts the noise levels generated by the converter. To comply with the stipulated EMI EMC regulatory standards 3rd order EMI power line filter is designed to attenuate the noise levels beyond 150 kHz and maintain the noise levels within the specified band. The prototype of the SVPWM based 3 phase inverter and EMI filter was realized in hardware and tested for conducted emission.

2. SVPWM BASED MODULATION SCHEME

SVPWM is a technique used to calculate the PWM signals for the switches to generate the required 3-phase voltages for the motor. It is widely used in industrial application due to efficient use of DC bus voltage, reduction in harmonic distortion, and relatively easier digital implementation [16]. Space-vector is a single complex number representing the combined effect of all three phase currents in an AC machine at a particular instant of time. Vector sum is obtained by adding the three vectors and its magnitude is always constant. The operation of the three phase inverter is governed by six switches shown in Figure 1, comprising of eight inverter configurations.

![Figure 1. Three phase inverter configuration](image)

Each configuration is mapped into corresponding space vectors. In each configuration, ‘0’ represents negative phase voltage level and a ‘1’ represents positive phase voltage level. Necessary pulses are generated to sequentially turn the inverter switches (IGBTs) ON and OFF. To prevent vertical conduction appropriate care needs to be taken to prevent overlapping during transition of switches. Two adjacent voltage vectors are selected based on the sector in which the reference vector is present. The voltage vectors are represented in a binary format and differ only by one bit, so that the transition from one adjacent vector to the other requires the operation of only one switch at a time. The two vectors are weighted according to time, during a sampling period of time T to give the required output voltage as shown in Table 1. The reference vector selects two neighboring voltage vectors. The voltage vectors are stored in binary and vary only by one bit, thus switching between them needs just one switch at a time.
Assume the voltage reference vector, $V_{\text{ref}}$, lies in the first sector as shown in Figure 2, between the standard vectors $V_1$ and $V_2$. $V_{\text{ref}}$ is produced by a combination of $V_1$ and $V_2$. If the duration of the pulse is $T$, the period for which for vectors $V_1$ and $V_2$ will be ON are:

$$T_r = \frac{|V_1|}{|V_{\text{ref}}|_{\text{max}}} \times T, \quad T_I = \frac{|V_2|}{|V_{\text{ref}}|_{\text{max}}} \times T \quad (1)$$

Where $|V_{\text{ref}}|_{\text{max}}$ is equal to two-thirds of the applied DC voltage to the inverter. $|V_{\text{ref}}|_{\text{max}}$ and $T$ are known quantities. The values of $V_1$ and $V_2$ can be determined from Table 2.

![Figure 2. Space vector representation-sector I](image)

### Table 1. Switching configuration

<table>
<thead>
<tr>
<th>Switch ON</th>
<th>Vector</th>
</tr>
</thead>
<tbody>
<tr>
<td>[111]</td>
<td>$\bar{V}_0 = 0$</td>
</tr>
<tr>
<td>[000]</td>
<td>$\bar{V}<em>1 = \frac{2}{3}V</em>{de}e^{j\theta}$</td>
</tr>
<tr>
<td>[100]</td>
<td>$\bar{V}<em>2 = \frac{2}{3}V</em>{de}^{*}e^{-j\theta}$</td>
</tr>
<tr>
<td>[110]</td>
<td>$\bar{V}<em>3 = \frac{2}{3}V</em>{de}i^{a}$</td>
</tr>
<tr>
<td>[010]</td>
<td>$\bar{V}<em>4 = \frac{2}{3}V</em>{de}^{*}i^{-a}$</td>
</tr>
<tr>
<td>[011]</td>
<td>$\bar{V}<em>5 = \frac{2}{3}V</em>{de}i^{b}$</td>
</tr>
<tr>
<td>[001]</td>
<td>$\bar{V}<em>6 = \frac{2}{3}V</em>{de}^{*}i^{-b}$</td>
</tr>
</tbody>
</table>

### Table 2. Calculation of $u_a$, $u_b$ and time for various sectors and quadrants

| State | Quadrant | $|u_a|$ (approximation for $V_1$) | $|u_b|$ (approximation for $V_2$) | Switching time |
|-------|----------|----------------------------------|----------------------------------|----------------|
| 1     | Q1       | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $\frac{2}{\sqrt{3}}|u_{ab}|$   | $T_a = T_l + (T_0/2); T_b = T_r + (T_0/2); T_c = (T_0/2)$; |
| 2     | Q2       | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $T_a = T_l + (T_0/2); T_b = T_r + (T_0/2); T_c = (T_0/2)$; |
| 3     | Q2       | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $T_a = T_l + (T_0/2); T_b = T_r + (T_0/2); T_c = (T_0/2)$; |
| 4     | Q3       | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $\frac{2}{\sqrt{3}}|u_{ab}|$   | $T_a = T_l + (T_0/2); T_b = T_r + (T_0/2); T_c = T_l + T_r + (T_0/2)$; |
| 5     | Q3       | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $T_a = T_l + (T_0/2); T_b = T_r + (T_0/2); T_c = T_l + (T_0/2)$; |
| 6     | Q4       | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $\frac{1}{\sqrt{3}}|u_{ab}|$   | $T_a = T_l + (T_0/2); T_b = T_r + (T_0/2); T_c = T_l + (T_0/2)$; |

During the pulse period $T$, the vectors $V_1$ and $V_2$ are applied for duration of $T_r$ and $T_l$ respectively. In the remaining time period, i.e., $T - (T_r + T_l)$, either of the two zero vectors $V_0$ or $V_7$ are applied. If the previous switching state was $V_0$, and then the sequence would be $V_0, V_1, V_2$ and $V_7$. If the last switching state was $V_7$, then the sequence is $V_7, V_2, V_1$ and $V_0$. SVPWM for a three phase inverter was simulated in MATLAB. The parameters used for simulation are tabulated in Table 3.

First three phase to two phase transformation (Clarke transformation) is performed, the corresponding sector is identified and then the switching vector for each sector is calculated. Using volt second balance the active vector timing is estimated and then the gating time period for each leg is calculated. The three phase voltage waveform generated using SVPWM technique for modulation index of 0.5 is shown in Figure 3.

### Table 3. Design specification

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. DC bus voltage</td>
<td>48 V Max</td>
</tr>
<tr>
<td>Output power</td>
<td>200 W Max</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>25 kHz</td>
</tr>
</tbody>
</table>

![Figure 3. Three phase voltage waveform generated using SVPWM](image)

### 3. CONDUCTED EMISSION FOR 3 PHASE INVERTER

Rapid turn on and turn off of power transistor causes abrupt disruptions in current flow, leading to high voltage ringing and spikes. Study of EMI and filter design is dictated by the deployment condition, EMI standard, noise source and propagation path conditions. EMI analysis and filter design can be challenging, necessitating a time-consuming iterative process of design, testing, and redesign. Conducted EMI noise analysis and filter design can be predicted to speed up the process of meeting EMI requirements. The objective of modeling is to analyze the noise emissions at the preliminary design stage.

#### 3.1. Noise: Common mode and differential mode

The phase currents can be characterized by differential and common mode (DM&CM) analysis [17]. The peak CM voltage occurs at zero vectors, whose duration is modulation index dependent. Harmonics are generated due to the distorted currents. Since, the amplitudes and harmonic components change with time, conventional Fourier transform, is not sufficient. Study based on short time Fourier transform (STFT) is used to determine the frequency and phase of local segments of a signal as it changes over time [18]. STFT computes the Fourier transform on each shorter segment of a larger temporal signal.

#### 3.2. Simulation of conducted emission of the converter

For simulating the common-mode noise, capacitive coupling (Cb) between the circuit and ground plane and also capacitance between the ground plane and switching node (Cs) is included. Ideal line impedance stabilization networks (LISNs) are placed between each terminal of the DC supply and the inverter to provide a standard impedance and measurement port for the noise [18]. The CM excitation is captured in a spectrum analyzer as shown in Figure 4.

Conducted emissions tests for automotive electronics should comply with CISPR 25 or EN 55025 standards. A per guidelines of CISPR 25 [19], noise signal at LISN is to be measured to study the EMC behavior. Voltage across the 50-ohm resistor is shown in Figure 5(a) and Figure 5(b). It can be seen that the...
harmonics depends on the switching frequency. Common mode voltage ($V_{cm}$) and differential mode voltage ($V_{dm}$) can be calculated as [20]. Implementation of (2) and (3) is shown in Figure 6.

\begin{align}
V_1 &= V_{cm} + V_{dm}, \quad V_2 = V_{cm} - V_{dm} \\
V_{cm} &= \frac{V_1 + V_2}{2}, \quad V_{dm} = \frac{V_1 - V_2}{2}
\end{align}

Figure 4. Simulation of conducted emission of the converter with LISN inserted at the input

Figure 5. Fast Fourier transform (FFT) analysis of the noise signal at switching frequency (a) 25 kHz and (b) 40 kHz

Figure 6. Separation of CM and DM from LISN output
The sample frequency is 500 kHz ($\gg 2 \times 150$ kHz) and STFT is applied to the collected signal. The average of the FFT results for each 200 ms window is calculated. Figure 7(a) and Figure 7(b) indicate that the interference voltage values between 150 kHz and 100 MHz are above the CISPR 25 emission requirements mentioned in Table 4. Increasing the switching frequency from 25 kHz to 40 kHz also increases the noise levels.

### Table 4. CISPR 25 Class 5 EMI limit

<table>
<thead>
<tr>
<th>Frequency of emission (MHz)</th>
<th>Conducted limit (dBµV)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Quasi-peak</td>
</tr>
<tr>
<td>0.15 - 0.3</td>
<td>57</td>
</tr>
<tr>
<td>0.53 - 1.8</td>
<td>41</td>
</tr>
<tr>
<td>5.9 - 6.2</td>
<td>53</td>
</tr>
<tr>
<td>26 - 54</td>
<td>44</td>
</tr>
<tr>
<td>68 - 87</td>
<td>38</td>
</tr>
<tr>
<td>76 - 108</td>
<td>38</td>
</tr>
</tbody>
</table>

![Figure 7. CM and DM noise for switching frequency (a) 25 kHz and (b) 40 kHz](image)

4. **EMI FILTER DESIGN**

EMI filters are designed to provide attenuation. The required corner frequency ($f_c$) is determined based on the required attenuation ($A$) of the noise at a particular frequency ($f$) [21]-[23]. The attenuation for a third order filter and the required corner frequency ($f_c$) to achieve the desired attenuation ($A$) is given by (4).

![Figure 8. EMI filter](image)

$$A[\text{dBµV}] = 60 \log \left( \frac{f}{f_c} \right) \Rightarrow f_c = f \times \frac{10^{-\frac{A}{60}}}{60}$$  \hspace{1cm} (4)

Common mode current is suppressed by inductors series with the power line and Y capacitors between the power line and ground. X capacitors between the lines minimize differential mode noise. Three poles (with the appropriate corner frequency) are added by inserting inductor between the second order low pass filter and the third pole (with the required corner frequency) [24], [25]. Figure 7 shows a noise level of 85 dB at 150 kHz, which is 25 dB higher than the intended use. For a 3rd order filter, $f_c = 30$ kHz, and Load Resistance = 50. The inductance is calculated as:

$$L = \frac{r}{2\pi f_c}$$  \hspace{1cm} (5)
Choosing damping factor, $\zeta$ as 0.707 provides 3 dB attenuation at $f_c$ and also controls filter ringing

$$\zeta = \frac{L_o}{2R_L} = 0.707$$

Choke, $L_1= 375 \mu H$ ($L_1 = 1.1 \text{ mH}$, to compensate for reduction or capacitance it is chosen 300% larger)

$$C_y = \frac{1}{L_0 \omega^2} = 7.5 \mu F$$

### 4.1. Design of third pole

Choke, $L_2 = R_L \frac{R_L}{2\pi f_c} = \frac{500}{2\pi \times 30000} = 0.2 \text{ mH}$

$$f_n = \frac{R}{2nL_1} = 30030 \text{ Hz}$$

Attenuation at 150 kHz is 24 dB (second order filter) + 2.9 octave $\times$ 6 = 41.4 dB. X Capacitor: in differential mode, cut-off frequency of the filter is equal to $f_{DM} = 150 \text{ kHz}$.

$$C_x = \frac{1}{L_2 \omega^2} = 1.4 \mu F$$

FFT analysis of the signal captured across the LISN is shown in Figure 9. It can be seen that there is a considerable reduction in noise after insertion of the EMI filter as in Figure 10.
5. **TEST SETUP AND RESULTS**

The inverter model is validated by experimental investigation on the 200 W full-bridge inverter prototype designed using power MOSFET IRFP250 power module with a switching frequency of 25 kHz. A DC LISN is used to provide the defined impedance for the device. A test bench is used to perform the test and subsystems are placed as shown in the schematic diagram in Figure 11. A LISN's RF port connects directly to a spectrum analyzer. Initially, the projected emission level was at 85dBV, which is over the safety limits. Installation of the planned EMI filter between the power line and EUT, lowered emission rates to less than 40 dBV as in Figure 12 which is below the CISPR25 limits. The filter shields equipment from noise generated by DC power supply and other transient loads as well as noise generated by power converters. Because the peak and average values are less than those in Table 4, the power converter circuit meets the criteria.

![Test setup for inverter](image1)

**Figure 11. Test setup for inverter**

![Noise after addition of EMI filter](image2)

**Figure 12. Noise after addition of EMI filter**

6. **CONCLUSION**

In this work, SVPWM modulated three phase inverter is modelled and simulated to measure conducted emission. The emission levels are higher than expected standard level. EMI filter is designed to mitigate the common mode and differential mode noises. The common mode filter components are...
constructed based on the insertion loss and required attenuations. The filter is placed in between the power supply and the inverter and conducted emission tests were performed. The noise levels are reduced, and it meets the CISPR 25 standards. The hardware prototype is also setup and measured. Power converters must have an EMI-compliant common mode filter to guarantee electromagnetic compatibility. Future study will examine the effect of the connecting cables and the three-phase load.

REFERENCES


Conducted emission study in space vector modulated voltage source inverter (Uma Maheswari Yuvaraj)

BIOGRAPHIES OF AUTHORS

Uma Maheswari Yuvaraj is a PhD scholar in Karpagam Academy of Higher Education. She is a Technology Manager at Pramura Software Private Limited, Coimbatore. She has around 21 years of experience in the field of PCB design and Simulation software. She has completed her graduation program in Electrical and Electronics Engineering, Amrita Institute of Technology, Coimbatore and her post-graduation program in Embedded system Technologies, Anna University, Coimbatore. She has authored 3 books, published many papers in National, International Journals. She is also a Japanese Language Proficiency Test (JLPT) N3 Certificate holder. She can be contacted at email: yummyaskisan@gmail.com

Amudha Alagarsamy received B.E Electrical and Electronics Degree from Bharathiar University, Coimbatore, India in 1990 and M.E Degree in Power System from Madurai Kamaraj University, Madurai, India in 1992. She received her Ph.D. degree in Power Systems at Anna University, Chennai, India. Currently, she is professor in the Department of Electrical and Electronics at Karpagam Academy of Higher Education, Coimbatore, India. She is a member of ISTE, MIE in India and IEEE member. She published 100 papers in Scopus indexed journal. She can be contacted at email: amudha.a@kahedu.edu.in.

Ashok Kumar Loganathan was a Postdoctoral Research Fellow from San Diego State University, California, recipient of the BHAVAN fellowship from the Indo-US Science and Technology Forum and SYST Fellowship from DST, Govt. of India. He has 3 years of industrial experience and 21 years of academic and research experience. He has authored 17 books, has 11 patents published many papers in journals and conferences, He is working as a Professor in Department of EEE, PSG College of Technology. He is a Senior Member in IEEE, Fellow Member in IET (UK), Fellow Member in IETE and Fellow Member in IE. He can be contacted at email: askipsg@gmail.com.

Selvathai Thavassy is presently working as Scientist E in Combat Vehicles Research & Development Establishment, DRDO, Ministry of Defence, Chennai. Her major contributions include: Development of perception and path tracking technologies for Autonomous Unmanned Ground Tracked vehicles, development of Algorithms for complimentary fusion of electro-optic and infrared videos for Driver’s Enhanced Vision and Video Shot detection and Summarization for video analytics. She can be contacted at email: selvathai.t@cvrde.drdo.in