

Photovoltaic fed multilevel inverter using reverse voltage topology for standalone systems

M. Arun Noyal Doss, K. Mohanraj, Sayantan Bhattacharjee, Maulik Tiwari, Devashish Vashishtha

Department of EEE, SRM University, India.

Article Info

Article history:

Received Nov 9, 2018

Revised Jan 28, 2019

Accepted Mar 19, 2019

Keywords:

Carrier signal

Multilevel inverter

Photovoltaic cell

Spwm technique

ABSTRACT

Multilevel Inverters are generally utilized for medium voltage and high power applications. Invented in 1975, MLIs have brought huge change in the field of Electrical and Electronics. It contains distinctive topologies. This paper proposes a photovoltaic aided multilevel inverter with Reverse Voltage topology with diminished number of switches. In comparison to other existing topologies this topology utilizes minimum number of switches and less number of carrier signals which in turns diminishes the complexity of the system as well as cost. The proposed framework contains five MOSFETs, five diodes to create eleven levels. In this topology the SPWM strategy has been utilized. This topology utilizes one sine wave and five triangular waves, which is half in comparison to the existing topologies. As sustainable power sources can be utilized for multilevel inverter, photovoltaic cell has been utilized. The MATLAB recreation for both solar powered module and Multilevel inverter has been appeared alongside the equipment approach.

Copyright © 2019 Institute of Advanced Engineering and Science.

All rights reserved.

Corresponding Author:

M. Arun Noyal Doss,
Department of Electrical and Electronics Engineering,
SRM University,
Chennai, TamilNadu, India
Email: arunnoyal@gmail.com

1. INTRODUCTION

The presentation of Solar Energy has gotten an exceptional change the field of Electrical sciences. As it is realized that petroleum products cause natural peril, subsequently the use of solar cell has been invited. Solar cell has been recognized most widely and often utilized. As this is sustainable and clean, nowadays it has been utilized as power hotspot for various machines like multilevel inverters, electric vehicles etc [1, 2]. Today the most noteworthy productivity of PV cells are stretched to 44%. This is noted by Fraunhofer Institute of Solar Energy Systems [2].

Introduced 25 years back, multilevel inverters have reformed the field of Electrical engineering. The idea requires using large number of dynamic semiconductor changes to play out the power transformation in minimized voltage levels. There are some merits of these inverters that incorporate the minimized voltage steps to create higher power quality waveforms and minimal voltage stress on the load and henceforth deducting the electromagnetic similarity concerns [3]. One more essential element of multilevel inverter is that the power semiconductors are wired in a series manner, which allows task at high voltages. Be that as it may, the series connection is regularly made with diode clipping, which disposes of overvoltage concerns. One prominent drawback of multilevel power transformation is the necessity of certain number of switches [4]. This ought to be noticed that minimal voltage appraised switches can be utilized as a part of the multilevel inverter [5, 6]. Therefore, the active semiconductor cost isn't excessively expanded when contrasted with two level inverters. Notwithstanding, every multilevel semiconductor require gate driver circuits and builds unpredictability to the converter mechanical setup [7-9]. Another drawback can be seen in the multilevel control inverter is that the minimal voltage steps are for the most part delivered by isolated




Figure 2. V-I plot for solar cell design




Figure 3. P-V plot for solar cell simulation design

3. MULTILEVEL INVERTER WITH REVERSE VOLTAGE TOPOLOGY

The overall block diagram of the planned system is shown in Figure.4 to minimize harmonics and torque ripple. The operation of the system is as follows: the armature current is sensed through current sensors and converted into voltage signals. These signals are then rectified and a dc component, with the value of the ceiling of the current I_{dc} is obtained as shown in Figure 4. This dc signal is compared with desired reference signal I_{ref} , and from this comparison the error signal I_{err} is obtained. This error signal is passed through a controller (PI or fuzzy) to generate the PWM pulses as shown in Fig.4 for all the switches of the three phase inverter, which are sequentially activated by the shaft position sensor.

Multilevel Inverters are the pathfinders of modern day Electrical and Electronics. In spite of the fact that these inverters are utilized for medium voltage and high power applications, this proposed topology can likewise be connected for high power and high voltage applications [14, 15] Conventional multilevel inverters incorporate controlled semiconductor switches for creating a high recurrence waveform of both positive and negative polarities [5]. In this technique there is no compelling reason for taking into consideration all the switches to create levels at both positive and negative polarity. This technique is a hybrid multilevel topology [15], which is separated into two sections. First one is level generation unit and is responsible for positive level generation. This part requires high frequency changes for positive level generation. The switches in this part have more exchanging recurrence capacity [15] The other part works as polarity generation unit which creates the polarity of the given voltage. This part is comprised of less recurrence switches that works at line recurrence (frequency). These two sections (high frequency and low frequency) work together to produce a complete multilevel voltage waveform.

For generating a total multilevel output wave, the positive levels generated by level generating unit is fed into a full bridge inverter which comes into play to produce required polarity for the output. This reduces the usage of more semiconductor switches. The existing system contains 8 MOSFETs and 8 diodes to generate 11-levels [7]. Hence in comparison to the existing topology the proposed topology contains only 5 MOSFETs and 5 feedback diodes in order to generate 11-Levels. For SPWM techniques only five carrier signal has been used.

Switching sequence of this inverter is simpler than the conventional inverters. As per the points of interest, it doesn't have to create negative pulses for negative cycle. In this way, no unnecessary conditions are put to control the negative cycle voltage. Instead, the reversing full bridge inverter does this work, and the required level is created by the high switching recurrence segment of the inverter. At that point [9], this level is changed over to negative polarity as indicated by the output voltage prerequisites. This topology is repetitive and adaptable in the exchanging succession. Distinctive exchanging modes in creating the required levels for an eleven-level RV topology inverter are indicated in tabular format in Table 1.




Figure 4. Working of R-V topology inverter

Table. 1 Switching table for proposed system

Levels	voltage	S1	S2	S3	S4	S5	S6	S7	S8	S9
1	5Vdc	1	1	1	1	1	1	0	0	1
2	4Vdc	0	1	1	1	1	1	0	0	1
3	3Vdc	0	0	1	1	1	1	0	0	1
4	2Vdc	0	0	0	1	1	1	0	0	1
5	Vdc	0	0	0	0	1	1	0	0	1
6	0	0	0	0	0	0	0	0	0	0
7	-Vdc	0	0	0	0	1	0	1	1	0
8	-2Vdc	0	0	0	1	1	0	1	1	0
9	-3Vdc	0	0	1	1	1	0	1	1	0
10	-4Vdc	0	1	1	1	1	0	1	1	0
11	-5Vdc	1	1	1	1	1	0	1	1	0

The switching sequence can be explained likewise. When S1 is on, the diode D1 is in a reverse bias condition and current flows through S1 and generates the level at Vdc. When S2 is on and it generates the level at 2Vdc D2 is reverse biased. The same operation continues for other switches also, when the main switch is on and the diode get reverse biased. S3 is generates the level at 3Vdc at on condition. When S4 generates the level at 4Vdc during it operation. When S5 is on and the current flows through S5 and generates the level at 5Vdc, the diode D5 are in a reverse bias condition. Likewise, positive levels are generated. This positive output is fed to the reversing inverter that reverses the positive part to generate negative levels.

4. SIMULATION MODEL FOR REVERSE VOLTAGE TOPOLOGY MULTILEVEL INVERTER

The MATLAB simulation has been shown for RV topology 11-Level Multilevel inverter is shown in the Figure 5. This design has been simulated by reverse voltage topology. The output for the designed topology for proposed model is shown in Figure 6. The simulation output for 11-Level Multilevel Inverter has been shown. Each level has been obtained from Vdc to 5Vdc and vice versa.




Figure 5. MATLAB simulation diagram for RV topology multilevel inverter




Figure 6. The simulation output for 11 level MLI

5. PWM TECHNIQUE

PWM Technique is called Pulse Width Modulation. Pulse width modulation (PWM) is a regulation procedure or method utilized as a part of most frameworks for encoding the amplitude of a specific signal to a pulse width. In spite of the fact that it is mainly used for communications, the fundamental motivation behind this procedure is to control the power that is provided to different kinds of electric drives. PWM is utilized for controlling the more number of computerized motions keeping in mind the end goal to control gadgets and application that requires current or voltage [16, 17]. It basically controls the measure of intensity, in the viewpoint of voltage components [8]. That is given to a specific gadget by turning the on-off periods of a specific digital signal rapidly and thus differing the width of the on stage or duty cycle [18].

Out of many pulse width modulation techniques, SPWM Technique has been utilized. SPWM is a technique for pulse width balance utilizes as a part of inverters. The inverter delivers an alternating output voltage from a Direct input by using switching circuits to mimic a sinusoidal wave frame, by creating at least one square pulse of voltage per half cycle. In the event that the width of the pulses is balanced as methods for managing the output voltage, henceforth it is said that the pulse width is modulated. With sine or sine like pulses are delivered per half cycle. The pulse close to the edges at the half cycle are smaller and close to the focal point of the half cycle accordingly there is an adjustment in adequacy [19, 20]. To adjust the successful output voltage, the width of all pulse are expanded or diminished while keeping up the sinusoidal proportionality as it seems to be. In this paper the SPWM Technique has been utilized. In traditional multilevel inverters for 11 voltage levels 10 carrier signals are required but yet for this present system only 5 carrier signals are needed to generate 11 levels. Here one sinusoidal carrier and five triangular wave carrier has been used and shown in Figure 7. For modulation index near unity resultant output the THD for output voltage is 11.46% and it is shown in Figure 8.




Figure 7. Carrier signal




Figure 8 THD analysis

6. EXPERIMENTAL APPROACH OF THE PROPOSED MODEL

The hardware setup of proposed model has shown in Figure 9. Solar cell gives an output voltage of 19.17V that is fed to a Buck Converter which steps down the voltage. The Buck converter has been controlled by MPPT Algorithm that is embedded on DSPIC30F2010 controller. The output part of the Buck Converter is connected to a 12V battery. The reason behind using the 12V battery is that MPPT doesn't give constant power. As the total power output of a solar cell depends on irradiation so MPPT tracks the maximum power at different irradianations. Hence to obtain maximum power the battery has been used. On the next half, the output of DSPIC30F2010 is 5V. But in order to trigger the MOSFET gate 15V is needed as a result TLP 250 driver circuit is used. TLP 250 enhances the current and in turns it gives path to voltage. As, the MOSFETs are triggered, it starts to generate the levels.



Figure 9. Experimental Setup of Proposed Topology

7. CONCLUSION

In this paper, a newly proposed inverter topology has been proposed. In comparing with the conventional topology, the proposed topology has superior in characteristics and performance. This has less number of number of switches and isolated dc sources, voltage stability, manageable requirements and dependability. Simulated results also illustrate the overall performance and effectiveness of the proposed topology. The experimental results also explaining the performance of the proposed reverse voltage topology MLI. The SPWM controller also has less complexity since it uses just five carriers for PWM control. Both the simulated and experimental results are matching together. As sustainable power sources can be utilized for multilevel inverter, photovoltaic cell has been utilized.

REFERENCES

- [1] José Rodríguez, Jih-Sheng Lai & Fang Zheng Peng., "Using the Five-Level NPC Inverter to Improve the FOC Control of the Asynchronous Machine," *International Journal of Power Electronics and Drive System (IJPEDS)*, vol. 9(4), pp. 1457-1466, Dec 2018.
- [2] Lazhar Ben-Brahim., "IEEE senior member, —A Neutral Point Voltage Balancing Method for Multi-Level GTO Inverters| Industry Applications Conference," vol. 2, pp. 959-965, Oct 2006.
- [3] Ying Cheng and Mariesa L. Crow, "A Diode-Clamped Multi-level Inverter For the StatCom/BESS|," *IEEE Power Engineering Society Winter Meeting, 2002*, vol. 1, pp. 470-475, 2002.
- [4] Won-Kyo Lee, Tae-Jin Kim, Dae-Wook Kang & Dong-Seok Hyun., "A Carrier-Rotation Strategy for Voltage Balancing of Flying Capacitors in Flying Capacitor Multi-level Inverter|," *IEEE Industrial Electronics Society IECON '03*, vol 3, pp. 2173-2178, Nov 2003.
- [5] Bum-Seung Jin, Won-Kyo Lee, Tae-Jin Kim, Dae-Wook Kang & Dong-Seok Hyun., "A Study on the Multi-Carrier PWM Methods for Voltage Balancing of Flying Capacitor in the Flying Capacitor Multi-Level Inverter|," *IEEE Industrial Electronics Society IECON 2005*, pp. 721-726, Nov 2005.
- [6] R. A. Sinton, P. J. Verlinden, R. M. Swanson, R. A. Crane, K. Wickham, & J. Perkins., "Improvements in silicon backside-contact solar cells for high-value one-sun application," in *Proc. 13th Europ. Photovoltaic Solar Energy Conf., Oct.*, pp. 1586-1589, 1995.
- [7] T. R. Candelario, S. L. Hester, T. U. Townsend, & D. J. Shipman., "PVUSA-performance, experience and cost," in *Proc. 22nd IEEE Photovoltaic Specialists Conf., Las Vegas, NV, Oct.*, pp. 493-500, 1991.
- [8] M. A. Green, *SOLAR CELLS: Operating Principles, Technology and System Applications*. Englewood Cliffs, NJ: (reprinted 1986, 1992), pp. 91-92, Prentice Hall, 1982.
- [9] Najafi, Ehsan, and Abdul Halim Mohamed Yatim. "Design and Implementation of a New Multilevel Inverter Topology," *IEEE Transactions on Industrial Electronics*, 2012.
- [10] Selvakumar, K., Palanisamy, R., Vijayakumar, K., Karthikeyan, D., Selvabharathi, D & Kubendran, V., "Hysteresis control 3-Level SI-NPC inverter with Wind energy system," *International Journal of Power Electronics and Drive Systems*, vol. 8(4), pp.1764-1770, Dec 2017.
- [11] Selvaumar, K., Palanisamy, Karthikeyan, D., Selvabharathi, D., Bagchi, A., Gupta, V & Sinha, S., "Simulation of wind energy conversion system for 3-phase 3-level neutral point clamped inverter," *Journal of Advanced Research in Dynamical and Control Systems*, vol. 10(10), pp. 1662-1672 Special Issue, 2018.
- [12] Selvakumar, K., Palanisamy, R., Stalin, A.R., Gopi, P., Ponselvin, P & Saravanan, K., "Simulation of 3-phase matrix converter using space vector modulation," *International Journal of Electrical and Computer Engineering*, vol 9(2), pp. 909-916, 2019.
- [13] E. Najafi, A. H. M. Yatim, A. S. Samosir., "A new topology -Reversing Voltage (RV) - for multi level inverters", *2008 IEEE 2nd International Power and Energy Conference*, 2008.
- [14] Dutta, Subhendu, Dipten Maiti, Arindam K. Sil, & Sujit K. Biswas., "A Soft-Switched Flyback converter with recovery of stored energy in leakage inductance," *2012 IEEE 5th India International Conference on Power Electronics (IICPE)*, 2012.
- [15] P. Ponnambalam, B. Shyam Sekhar, M. Praveenkumar, V. Surendar, & P. Ravi Teja., "Chapter 51 Fuzzy Controller for Reversing Voltage Topology MLI", *Springer Nature*, 2016.
- [16] Ritesh dasu, Sarat Chandra swain & Sanhita mishra., "Comparitive analysis of linear controllers used for grid connected PV system," in *International journal of electrical and computer engineering (IJECE)*, vol. 8(1), pp 513-520, Feb 2018.
- [17] Motaparthi Nagaraju and Malligunta Kiran Kumar, "Analysis of series/parallel multilevel inverter with symmetrical and asymmetrical configurations," *International Journal of Power Electronics and Drive System (IJPEDS)*, vol. 10(1), pp. 300-306, Mar 2019.
- [18] S. Nagarajarao, D.V.Ashok kumar & CH.Sai babu., "Integration of reversing voltage multilevel inverter topology with high voltage gain boost converter for distributed generation," in *international journal of power electronics and drive systems*, vol. 9(1), pp. 210-219, Mar 2018.
- [19] M. K. Nguyen and T. T. Tran, "Quasi Cascaded H-Bridge Five-Level Boost Inverter," in *IEEE Transactions on Industrial Electronics*, vol. 64(11), pp. 8525-8533, Nov 2017.
- [20] Manju aggarwal, Madhusudan singh & S.K.Gupta., "Fault ride through capability of DSTATCOM for distributed wind generation system," in *international journal of power electronics and drive systems(IJPEDS)*, vol. 6(2), pp. 348-355, Jun 2015.

BIOGRAPHIES OF AUTHORS

M. Arun Noyal Doss was born in India in 1982. He received his B.E degree in electrical engineering from Madras University in 2004, and the M.E degree in Power Electronics and Drives from Anna University in 2006 and PhD in electrical engineering from SRM University in 2014 and currently working as associate professor in SRM University. His area of interest includes Power Electronics and Special Machines.



K. Mohanraj was born in India in 1978. He received his B.E degree in electrical engineering from Madras University in 1999, and the M.E degree in Power Electronics and Drives from Anna University in 2004 and PhD in electrical engineering from SRM University in 2015 and currently working as associate professor in SRM University. His area of interest includes Power Electronics and Special Machines.



Sayantan Bhattacharjee received his B.Tech Degree in Electrical and Electronics from SRM Institute of Science and Technology, in 2018. His area of interest is Power Electronics, Embedded System, Microprocessor Based Control of Drives, Electron Devices and Circuits.



Maulik Tiwari was born in India in 1999. He done his high school from BSP Senior Secondary School Sector 7 Bhilai currently he is pursuing his B Tech degree in Electrical and Electronics Engg. from SRM institute of science and technology kattankulathur. His field of interest is Power Electronics and Energy Management



Devashish Vashishtha was born in India in 1998. He completed his high school from Atomic Energy Central School Rawathbhata, Rajasthan. Currently he is pursuing his Btech in Electrical and Electronics Engineering from SRM Institute of Science & Technology Kattankulathur. His field of interest is Power Electronics and Energy Management.