❑   1398

3.3V DC output at-16dBm sensitivity and 77% PCE rectifier for RF energy harvesting

Astrie Nurasyeila Fifie Asli[1], Yan Chiew Wong[2]
[1] Micro and Nano Electronic, Research Group, Centre for Telecommunication, Research and Innovation, Malaysia
[1,2] Fakulti Kejuruteraan Elektronik dan Kejuruteraan Komputer, Universiti Teknikal Malaysia Melaka, Malaysia

Article Info	ABSTRACT
	This paper presents a high voltage conversion at high sensitivity RF energy harvesting system for IoT applications. The harvesting system comprises bulk-to-source (BTMOS) differential-drive based rectifier to produce a high efficiency RF energy harvesting system. Low-pass upward impedance matching network is applied at the rectifier input to increase the sensitivity and output voltage. Dual-oxide-thickness transistors are used in the rectifier circuit to maintain the power efficiency at each stage of the rectifier. The system is designed using 0.18μm Silterra RF in deep n-well process technology and achieves 4.07V output at -16dBm sensitivity without the need of complex auxiliary control circuit and DC-DC charge-pump circuit. The system is targeted for urban environment.

Corresponding Author:

Yan Chiew Wong,
Micro and Nano Electronic Research Group, Centre for Telecommunication, Research and Innovation,
Fakulti Kejuruteraan Elektronik dan Kejuruteraan Komputer,
Universiti Teknikal Malaysia Melaka, Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia.
Email: ycwong@utem.edu.my

1.   INTRODUCTION

In recent years, much attention has been placed on the Internet of Things (IoT) technology. IoT refers to the vast network of physical devices that are connected to the internet via built-in sensors, software and necessary electronic circuits allowing the devices to send, receive and exchange data [1, 2]. The 'Things', for example home appliances are put into home network and can be controlled by using voice, remote control or smartphone via the internet. In large-scale deployment area such as Smart Cities, billions of sensors are needed to control the 'Things'. These wireless sensor nodes are normally powered by batteries which are known for its limited lifetime and the use of batteries in large area network are not practical as it involves the cost of purchase, maintain and dispose of large amount of batteries [3]. There are also few cases where the application of batteries are not feasible such as device that is used to monitor a structure or the environment (e.g. volcano) due to the need of recharging or replacing the battery. As the alternative solution to the limitations of batteries, energy harvesting system is used to power the IoT devices.

Energy harvesting is a process of harnessing energy from ambient environment and converts the energy into electricity to power electrical or electronic devices [4]. Energy from sunlight, vibration, radio frequency (RF) [4, 5] and etc. is captured, to be used directly or accumulated and stored in a storage component like a battery or a capacitor for a period of time for later use. RF energy has very less power density compared to other energy sources and can be easily integrated into a small chip making it suitable for IoT applications [6]. Furthermore, RF energy is available for almost everywhere and anytime thanks to the growing of radio wave sources such as wireless LAN transmitters (Wi-Fi) [7], TV [5, 7-9], FM/AM radio, mobile base stations [5, 9] and mobile devices [5]. RF energy is a form of differential alternating current (AC) sources and rectifier is required to convert the differential signal captured by antenna into single direct

current (DC). The output of rectifier will be passed to few circuits to form a reliable output before the output signal can be used for electronic circuits. Due to low density of the harvested RF source from ambient environment, it is important to achieve an energy harvester system with high sensitivity. This paper is organized as follows: Section 2 discusses principle of RF energy harvesting system and reviews the previous designs of rectifier for energy harvesting. Section 3 introduces the architecture and characteristic of the proposed system. Section 4 presents the simulation results and discussions of the proposed circuits followed by the conclusion in Section 5.

2. RF ENERGY HARVESTING WORKING PRINCIPLE AND DESIGN REVIEW
3.1. Rectifier

Figure 1 shows the typical RF energy harvesting system. RF energy is captured by antenna and converted into DC voltage by rectifier. Typically, the output voltage produced by rectifier is small and decreases as the sensitivity increases due to the nature of antenna that captures very small energy [6]. Therefore, impedance matching is applied between the antenna and rectifier to provide maximum energy transfer to the circuit [10-12]. The sensitivity of rectifier determines the capability of a rectifier to be operated when very small energy is available in the surrounding. High sensitivity allows efficient transmission of energy at greater distances from RF sources [13]. Due to the small output voltage produced by rectifier, DC-DC charge pump is used to boosts the output voltage to a higher usable voltage level [7, 14]. The voltage then is regulated by voltage regulator to provide a stable DC voltage that is independent to input voltage and load current.

The efficiency of rectifier is critical in designing RF energy harvesting system. High efficiency rectifier reduces power dissipated during the RF-DC conversion. Rectifier efficiency is defined by the power conversion efficiency (PCE) factor as in (1) where Ploss is the conduction power losses in the rectifier. The efficiency depends on threshold voltage (Vth), channel resistance (ron), leakage current and current drive capability of rectifier [6]. Low Vth, ron, leakage current and high driving capability reduce the voltage drop across the rectifier, thus increasing the efficiency.

$$\text{PCE, } \eta\% = \frac{P_{out}}{P_{in}} = \frac{P_{out}}{P_{out} + P_{loss}} \times 100 \tag{1}$$


Figure 1. RF energy harvesting system

The low V_{th} and leakage current can be achieved by applying differential-drive rectifier (DDR) circuit as shown in Figure 2. DDR consists of 4 transistors with cross-connected gate structure to form a complimentary bridge rectifier. The gate of transistors is actively biased by differential mode signal at two nodes, Vx and Vy [15]. When Vx is positive, M_{n2} and M_{p1} are in forward bias and act as small on-resistance causing the V_{th} of the devices to decrease effectively [15]. The transistors will turn-on when Vx reaches the V_{th}. On the other hand, as Vy is negative, M_{n1} and M_{p2} are in reverse bias causing the V_{th} of the transistors to increase, reducing the reverse leakage current. The differential signal applied at both of the input of rectifier allows both low V_{th} and leakage current to be achieved simultaneously, increasing the efficiency and sensitivity. The output voltage produces by DDR is defined as in (2) where V_{RF} is the input AC signal and V_{drop} is the voltage loss across the transistor during circuit operation.

$$V_{DC, out} = 2V_{RF} - V_{drop} \tag{2}$$

Figure 2. Differential-drive rectifier (DDR)

3.2. Design review

There are few types of rectifier architectures have been proposed for the application of RF energy harvesting. For example, Dickson multiplier or also known as voltage multiplier has been used by [16] as shown in Figure 3 to convert the RF signal into DC. In order to achieve high sensitivity rectifier, all of the transistors used in the rectifier are operated in weak inversion. One parallel inductor or a shunt inductor is applied between the antenna and the rectifier to work as voltage boosting circuit to further increase the sensitivity. The rectifier is designed with few types of transistors include zero V_{th} transistor (ZVT), zero V_{th} transistor with thick oxide (ZVTDG), low V_{th} transistor (LVT), normal V_{th} transistor (NFET) and 3.3V I/O transistor with thick oxide (NFET33) rectifiers with different numbers of stages to differentiate the effects of the V_{th} to the sensitivity. At -22.1dBm and 10-stages with ZVT technique, the rectifier able to produce an output voltage of 1V. -32.1dBm sensitivity is achieved at 50-stages rectifier with LVT technique and producing 1V output voltage. Although the rectifier has very high sensitivity, the output however is small and not adequate to supply electronic circuit that requires 3.3V supply voltage. It also has too many stages which consumed large area and space. Another way to increase to output voltage is by increasing the load however this might greatly decreases the efficiency considering large voltage loss experienced by the rectifier as the number of stage increases as shown by (3).

$$V_{out} = 2N(V_{RF} - V_{drop}) \qquad (3)$$

Figure 3. Dickson multiplier [16]

D. Karolak proposed an enhance voltage multiplier circuit by implementing bulk-biased or dynamic threshold MOSFET (DTMOS) to the rectifier to reduce the V_{th} of the transistor thus decreasing the voltage loss across the rectifier [17]. The rectifier is cascaded to 3-stage to increase the output voltage. At 900MHz and -2.3dBm sensitivity, the rectifier produced an output of 1.2V with 48% power efficiency. In DTMOS transistor, the bulk which usually connected to the source in conventional transistor is connected to the gate or the drain of the transistor, as shown in Figure 5. This has forcing the body-to-source voltage (V_{bs}) to be equal to gate-to-source voltage (V_{gs}). When $V_{gs} = V_{bs} = 0$, the V_{th} is high, causing the leakage current to reduce. When $V_{gs} = V_{bs} = V_{max}$ (amplitude of input signal), the source and the substrate is in forward bias forcing the V_{th} to drop.

Although DTMOS transistor has low V_{th}, its operating voltage however is limited to its V_{th} [18, 19]. This is due to excessive increase in leakage current when the applied voltage exceeds the V_{th} [18, 19]. This type of rectifier also introduces large voltage drop across the rectifier as the stage of the rectifier increases. Further increasing in load resistor or stage of the rectifier to increase the output will greatly decrease the efficiency making it not suitable for high sensitivity with large output voltage rectifier.

Figure 4. DTMOS voltage multiplier [17]

Figure 5. (a) BTMOS and (b) DTMOS transistors

Y. C. Wong also had proposed an enhanced Dickson voltage multiplier rectifier by applying ultra-low power (ULP) diode [20]. ULP diode composes of a pair of PMOS and NMOS transistors where the gate of PMOS transistor is connected to the source of NMOS transistor and vice versa. The body of the NMOS is connected to the lowest potential node while the body of PMOS is connected to the highest potential node. The structure of the ULP diode is shown in Figure 6. As the diode is positively biased, both the NMOS and PMOS transistors are operate in forward bias with forward current similar to the conventional MOS diode. In reverse bias operation, the source terminals of both transistors are connected together and the transistors are operated in subthreshold region. As the reverse voltage increased, the current increases with the increase in drain-to-source voltage (V_{ds}). As the cut-off of V_{gs} increase, the current then decreases exponentially reducing the leakage current and maintaining a good forward current. At 900MHz operating frequency, the proposed 3-stage Dickson multiplier with ULP diode produces 0.214V output at -10dBm sensitivity with 17.74% efficiency.

Figure 6. Ultra-low power (ULP) diode [20]

Another improvement on voltage multiplier performance has been made [21]. 5-stage voltage multiplier that operates at 900MHz and 50Ω input source are used in the reseach work. The output of the rectifier is connected to a voltage regulator to generate a constant DC output voltage. DTMOS-type transistor is used in the rectifier to reduce the V_{th}. A shunt inductor and a series inductor as shown in Figure 7 are connected between the antenna and the rectifier to increase the sensitivity of the circuit. The rectifier produces an output voltage between 1.8V to 2V at -18dBm with 18.08% efficiency. A voltage limiter is applied between the rectifier and the voltage regulator to avoid the transistors in the regulator from breaking down. As the rectifier starts to operate, the output voltage of the rectifier increases slowly until it achieved the desired output voltage. The output voltage is then regulated by the proposed voltage regulator. Very low efficiency is expected to be achieved by this rectifier to generate the 3.3V DC voltage due to the large voltage drop across the rectifier during circuit operation.

Figure 7. Shunt and series inductor impedance matching for RFEH [21]

Figure 8 shows the DDR schematic [22]. The rectifier is cascaded to 5-stage and operates at 915MHz. An off-chip series inductor is applied at the rectifier's input to resonate the capacitance from the rectifier and boosts the quality factor ($Q_{-factor}$) in order to achieve high efficiency rectifier. At -3dBm sensitivity, the rectifier achieves 66% power efficiency and produces 4V DC output voltage. In comparison with the previous rectifier discussed in this section, this proposed rectifier produces better efficiency and high output voltage. The output voltage is adequate to power low-power electronic devices. The sensitivity however is low, and the circuit will not be able to operate when very little RF signal is available in the surrounding. Increasing the load resistor able to increase the sensitivity however this costs the power efficiency. The rectifier is designed using standard 0.35μm process technology. High output voltage generated by this rectifier might damaging the device because the output has exceeded the transistor's breakdown voltage [22].

Figure 8. Differential-drive based rectifier [22]

A. K. Moghaddam proposed a double rail differential-drive rectifier with an enhance DTMOS body biasing technique as shown in Figure 9 and Figure 10 [23]. In this rectifier, the bulk of the PMOS transistors (P1 – P4) are dynamically biased with positive DC voltage and the bulk of the NMOS transistors (N1 – N4) are connected to the source. The positive and negative rails in the double-rail rectifier produce a symmetric output DC voltage. For the positive rail the bulk of the PMOS is connected to DC_{in} while for the negative rail the bulk of the PMOS is connected to DC_{out}. The rectifier operates at 953MHz frequency and achieves 69.5%

efficiency at 5.2dBm sensitivity and 2kΩ load resistance. A maximum of 3.5V output voltage is produced at this sensitivity and efficiency. Although the rectifier has good power efficiency and able to generates 3.5V output voltage, the sensitivity however is too low. In order to obtain higher output voltage at higher sensitivity, larger load resistor is required. However, further increasing in load resistance reduces the efficiency. Furthermore, DTMOS transistor has lower V_{th} and leakage current thus providing better efficiency when compared to the conventional bulk-to-source transistor. However, this ability is limited by the transistor's V_{th} as DTMOS transistor's body current increases excessively when V_{gs} exceeds the V_{th} [18, 19]. Generating large DC voltage at higher sensitivity will greatly decrease the rectifier's efficiency.


Figure 9. (a) Positive and (b) Negative DDR with lower DC Feeding Body Biasing Technique [23]


Figure 10. 3-Stage Double-Rail DDR [23]

3. PROPOSED RF ENERGY HARVESTING SYSTEM
3.1. Dual-gate-thickness differential-drive rectifier

Due to the ability of differential-drive based rectifier providing both low Vth and leakage current simultaneously, the proposed rectifier is designed by implementing bulk-to-souce (BTMOS) differential-drive based rectifier cascaded in to 6-stage to achieve high DC output voltage at high sensitivity. Typically, the rectifier is designed by using thin-oxide transistor as it has small channel length, ron and fast switching speed which are very important in achieving high efficiency rectifier. However, the physical ability and structure of this transistor is limited by the voltage operation such that its gate and drain voltage are limited to 1.8V only [24]. Further increasing in operating voltage applied to this transistor may cause to poor transistors' performance and breakdown.

For high voltage operation, thick-oxide transistor should be used. Thick-oxide transistors have much thicker gate-oxide-layer and longer channel length allowing it to operate at much higher voltage than the thin-oxide (between 3.3V to 5V) [22]. It has lower speed performance when compared to the thin oxide but has lower leakage current which is beneficial in maintaining the efficiency of the rectifier.

The proposed rectifier is divided into two parts as shown in Figure 11. The first three stages are designed by using the thin-oxide transistors and the next three stages are designed by using thick-oxide transistors. Both types of transistors are used in this proposed circuit to achieve better efficiency at each stage of the rectifier since thin-oxide and thick-oxide transistors have the best performance at lower voltage and higher voltage operation respectively.

Figure 11. Proposed differential-drive rectifier

3.2. Low-pass upward matching network

In ideal case where the system is lossless, maximum voltage is transferred from the source to the rectifier, resulting high sensitivity system. Practically, the impedance of the source and rectifier impedance is not the same and voltage losses are presented in the circuit [25]. If source resistance is higher than the main circuit, most power ends up being reflected at the source. To force the rectifier impedance to be equal as the source, low-pass upward matching network is used to deliver a pumped-up voltage from the source to the rectifier. The circuit is said to achieve maximum power transfer when the rectifier impedance is equals to the source resistance (R_S) as shown in (4) where Z_S is the source impedance and Z_R^* is the complex conjugate of the rectifier. R_RECT and jX_RECT is the rectifier resistance and reactance respectively.

$$Z_S = Z_R^*, \ Z_R^* = R\_RECT + jX\_RECT \tag{4}$$

Low-pass upward matching network shifts upward the impedance of R_RECT to be identical as the R_S. Figure 12(a) shows the modelling diagram of DDR and its resistance and reactance with a low-pass upward L-matching network. Since the rectifier mainly composes of transistors, its reactance typically consists of capacitance which carries the negative reactance (C_RECT) [25]. To eliminate this negative reactance, a positive reactance is needed. This is shown in Figure 12(b). The inductor, L_RECT* which has positive reactance, will resonate the negative reactance of the C_RECT leaving only the identical source and rectifier resistances.


(a)

(b)

Figure 12. (a) DDR's resistance and capacitance model with low-pass upward matching network, (b) DDR's resistance and capacitance model with impedance matching network and resonating inductor, L_RECT*

The matching circuit consists of parallel capacitance (X_P) and series inductance (X_S) and sees terminations with only R_S and load resistor (R_L) present. The quality factor (Q-factor), X_S and X_P can be calculated as in (5), (6) and (7) respectively. As shown in Figure 12(b), X_S is in series with L_RECT*.

Therefore, the total positive reactance, X_{S_Total} is calculated as in (8) where f_S is the source frequency, C_P is the capacitor in parallel, L_S is the inductor in series and X_{L_RECT} is the inductance of $L_{\_RECT}*$.

$$Q_{-factor} = \sqrt{\frac{R_S}{R\_RECT} - 1} \tag{5}$$

$$X_P = \frac{R_S}{Q_{-factor}} = \frac{1}{2\pi f_S C_P} \tag{6}$$

$$X_S = Q_{-factor} R\_RECT = 2\pi f_S L_S \tag{7}$$

$$X_{S\_Total} = X_S + X_{L\_RECT} \tag{8}$$

4. RESULTS AND ANALYSIS

The circuit is designed using 0.18μm Silterra RF CMOS in deep n-well technology. The system is designed to match a 50Ω source impedance at 900MHz input frequency that is capable to produce at least 3.3V DC voltage at minimum of -15dBm sensitivity. RF deep n-well transistor type is used in the rectifier circuit to isolate the substrate of the NMOS from its origin substrate to form a bulk-source transistor.

4.1. Proposed rectifier

The performances of the proposed rectifier circuit are shown in Figure 13 and 14 for schematic and post-layout simulation respectively. The rectifier achieves the highest PCE of 78.76% with 3.904V output voltage for pre-layout simulation and 77.07% of PCE with 4.067V output voltage for post-layout simulation at -16dBm sensitivity.


Figure 13. PCE (%) and VOUT(V) vs. Pin (dBm) – pre-layout

Figure 14. PCE (%), IOUT (μA) and VOUT(V) vs. Pin (dBm) – post-layout

4.2. Impedance matching

In impedance matching network, reflection coefficient (Γ) or also known as S11 determines how much power is reflected from the antenna or the source. Reflection coefficient is the ratio of the signal reflected from the load to the incident signal and can be calculated as in (9) where Z_L and Z_S are the load and source impedances respectively. The higher the reflection coefficient, the better the match between the source to the termination circuit. The voltage standing wave ratio (VSWR) is a measure of how well a transmission line is matched to the load. VSWR can be calculated as in (10) [26]. As discussed in Section 3.2, low-pass upward impedance matching network as shown in Figure 15(a) is applied at the input of rectifier to transfer maximum input power from the source to the rectifier. From Figure 15(a), the total input impedance (Z_{in}) is defined as $Z_{in} = X_L + X_C$ and $X_L = \omega L$ and $X_C = 1/\omega C$. L and C are the inductor and capacitor values and ω is the angular frequency. Rewriting the equation, Z_{in} can be defined as in (11) and the matching network can be reconfigured as shown in Figure 15(b). It should be noted that (11) is the general equation to represent the input impedance. The real reactance depends on the transistors models and sizing and is calculated through S-parameter (SP) analysis in Cadence.

$$\Gamma = \frac{Z_L - Z_S}{Z_L + Z_S} \tag{9}$$

$$VSWR = \frac{1 + |\Gamma|}{1 - |\Gamma|} \tag{10}$$

$$Z_{in} = \frac{1}{2}\omega L + \frac{1}{2}\omega L + \omega C \tag{11}$$

Figure 15. (a) Single and (b) differential end low-pass upward matching network

From the schematic simulation, the total input impedance of the rectifier without the matching network is equals to 27.99 – j1624. By applying the equation from (5) until (8) and (11), the total ideal inductor and capacitor values would be around 145.8nH and 3.15pF respectively. With the matching circuit, the rectifier achieves the 50Ω source resistance with very small reactance and obtained high reflection coefficient value as shown in Figure 16. Ideal inductor and capacitor are electronic components where no parasitic elements are considered. In practice, parasitic elements exist in these components and the total inductor and capacitor values might be different from the ideal components. In IC design industry, inductor contained very high parasitic capacitance due to its physical structure that usually is formed from the top metal elements. Thus, a fine tune of inductor and capacitor should be done to match the rectifier impedance with the source resistance. In this proposed circuit, the matching network is realized on-chip and the capacitor and inductor are built from MIM capacitor and asymmetrical square inductor (with optimized Q-factor). The post-layout proposed rectifier achieved the highest S11 when the on-chip inductor and capacitor values are at 40.827nH and 1.0555pF respectively and the impedance, Z11 and S11 are shown in Figure 17. The layout of the proposed rectifier and on-chip matching network has a total core area of 1486.1μm x 1178.1μm as shown in Figure 18. Table 1 compares the performance of the proposed rectifier with the previous research works

Figure 16. Z11 and S11 Pre-layout DDR with impedance matching

Figure 17. Z11 and S11 Post-layout DDR with on-chip impedance matching

Figure 18. Proposed DDR and impedance matching core layout

Table 1. RF Energy Harvesting performance benchmarking

Topology	[16]	[17]	[20]	[22]	[23]	This Work	
						pre-simulation	post-simulation
Technology (μm)	0.13	0.13	0.18	0.35	0.13	0.18	
Freq. (MHz)	915	900	900	915	953	900	
Pin (dBm)	-32.1	-21.3	-10	-3	5.2	-16	-16
N-stage(s)	50	3	3	5	3, double rail	6	6
PCE (%)	-	48	17.74	66	69.5	78.76	77.71
Vout (V)	1	1.2	0.214	4	3.5	3.9	4.07

5. CONCLUSION

An energy harvesting system that is capable to generate at least 3.3V output voltage at very high sensitivity has been proposed. The system consists of 6-stage BTMOS DDR and low-pass upward impedance matching circuit to obtain high sensitivity and output voltage rectifier. In order to obtain high efficiency rectifier, dual-oxide-thickness transistors are applied to the rectifier. The rectifier is divided into 2 parts where the first three stages of the rectifier are designed by using thin-oxide transistors for stage's output voltage lower than or equals to 1.8V and the next three stages are designed by using thick-oxide transistors for stage's output voltage higher than 1.8V. This is to avoid the rectifier in thin-oxide from performing poorly after it reaches the maximum 1.8V operating voltage and if using thick-oxide transistor for the whole 6-stage rectifier, it will reduce the PCE as smaller channel length is needed to increase the PCE of rectifier. The proposed rectifier produces 4.067V output at -16dBm sensitivity with 2.39μA load current. Due to the high voltage produced by the rectifier, the need of DC-DC charge pump to boosts the output voltage of rectifier that is typically used in conventional RF energy harvesting system is eliminated which saves the size of core area and the cost of fabrication. The system is targeted for urban environment where the RF sources are easily accessible.

REFERENCES

[1] K. K. Patel and S. M. Patel, "Internet of Things-IOT: Definition, Chaacteristics, Architecture, Enabling Technologies, Application & Future Challenges," *Int. J. of Eng. Science and Comp. (IJESC)*, vol. 6(5), pp. 6122-6131, 2016.

[2] M. P. Kumar, et al., "A Survey on IoT Performance in Big Data," *Int. J. of Comp. Science and Mobile Computing*, vol. 6(10), pp. 26-34, 2017.

[3] B. Munir and V. Dyo, "On the Impact of Mobility on Battery-Less RF Enegy Harvesting System Performance," *Sensors*, vol. 18(11), pp. 1-16, 2018.

[4] S. Sojan and R. K. Kulkami., "A Comprehensive review of Energy Harvesting Techniques and its Potential Applications," *Int. J. of Comp. Applications (IJCA)*, vol. 139(3), pp. 14-19, 2016.

[5] A. Nechibvute, et al., "Radio Frequency Energy Harvesting Sources", *Acta Electrotechnica et Informatica*, vol. 17(4), pp. 19-27, 2017.

[6] A. A. Khalifa., *Study of CMOS Rectifiers for Wireless Energy Scavenging*. M. S. Dissertation, Linköping University, 2010.

[7] M. A. R. Uzair and M. A. A. Yahiya., "Energy Harvesting from Radio Frequency and Microwave Signal," *Int. J. of Science, Eng. and Technology Research (IJSETR)*, vol. 4(9), pp. 2999-3003, 2015.

[8] U. Olgun and C. C. Chen., "Efficiecient Ambient Wi-Fi Energy Harvesting Technology and its Applications," *in Proceedings of the 2012 IEEE International Symposium on Antennas an Propagation*, pp. 1-2, 2012.

[9] V. Talla, et al., "Powering the Next Billion Devices with Wi-Fi," *Communications of the ACM*, vol. 60(3), pp. 83-91, 2017.

[10] Y. A. Mawaida., "Impedance Matching Optimization: A Case of RF Energy Harvesting," *in Proceedings of Academics World 46th Int. Conference*, pp. 5-8, 2016.

[11] T. S. Bird, et al., "Antenna Impedance Matching for Maximum Power Transfer in Wireless Sensor Networks," *in IEEE SENSORS 2009 Conference*, pp. 916-919, 2009.

[12] P. Kundu, et al., "Design of an Efficient Rectifier Circuit for RF Energy Harvesting System," *Int. J. of Advanced Eng. and Management, Technical and Scientific Publisher*, vol. 2(4), pp. 94-97, 2017.

[13] R. S. Lakshmi, "RF Energy Harvesting for Wireless Devices," *Int. J. of Eng. Research and Develop*, vol. 11(4), pp. 39-52, 2015.

[14] S. Adami, et al., "Ultra-Low Power, Low Voltage, Autonomous Resonant DC-DC Converter for Wireless Sensors," *in IEEE 4th Int. Conference on Power Engineering, Energy and Electrical Drives (POWERENG)*, pp. 1222-1228, 2013.

[15] L. Shoucheng, et al., "Design and Implementation of a High Sensitivity Fully Integrated Passive UHF RFID Tag," *J. of Semiconductors*, vol. 35(10), pp. 105010-1 – 105010-6, 2014.

[16] S. Oh and D. D Wentzloff., "A -32dBm Sensitivity RF Power Harvester in 130nm CMOS," *in IEEE Radio Frequency Integrated Circuits Symposium*, pp. 483-486, 2012.

[17] D. Karolak, et al., "Bulk Biased RF Energy Harvesting Dedicated to 900MHz/2.4GHz ISM Bands," *in WCAS*, pp. 173-179, 2013.

[18] F. Assaderaghi, et al., "Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI," *IEEE Transactions On Electron Devices*, vol. 44(3), pp. 414-422, 1997.

[19] N. Amin, et al., "Comprehensive Study of SOI-DTMOS for Low Voltage and Low Power RF Applications," *Int. J. of Applied Eng. Research*, vol. 7(11), pp. 1424-1428, 2012.

[20] Y. C. Wong, et al., "Dickson Charge Pump Rectifier using Ultra-Low Power (ULP) Diode for BAN Applications," *Journal of Telecommun., Electron. and Comput. Eng. (JTEC)*, vol. 8(9), pp. 77-82, 2016.

[21] M. R. Shokrani, et al., "An RF Energy Harvester System Using UHF Micropower CMOS Rectifier Based on a Diode Connected CMOS Transistor," *The ScientificWorld Journal*, pp. 1-11, 2014.

[22] Y. Wang, et al., "High-efficiency Rectifier for Passive RF Energy Harvesting Devices, " *in 2016 International Conference on Engineering and Advance Technology (ICEAT-16), 2016*, pp. 364-369. 2016.

[23] A. K. Moghaddam, et al., "A 73.9% -Efficiency CMOS Rectifier Using a Lower DC Feeding (LDCF) Self-Body-Biasing Technique," *in IEEE Transaction on Circuits and Systems*, pp. 992-1002. 2017,

[24] H. Xu., *Thick-gate-oxide Mos Structures with Sub-design-rule Channel Lengths for Digital and Radio Frequency Circuit Applications*. PhD Dissertation, University of Florida, 2007.

[25] A. N. F. Asli and Y. C. Wong., "-31dBm Sensitivity High Efficiency Rectifier for Energy Scavenging," *AEÜ - International Journal of Electronics and Communications*, vol. 91, pp. 44-54, 2018.

[26] Y. C. Wong, et al., "Speedy Derivative-corrective Mass Spring Algorithm for Adaptive Impedance Matching Networks," *Electronics Letters*, vol. 48(11), pp.653-655, 2012.

BIOGRAPHIES OF AUTHORS

Astrie Nurasyeila Fifie Asli received the B.Eng. degree in Electronics from Multimedia University, Malaysia, in 2015. She is currently pursuing the M. Sc. degree at the Faculty of Electronics and Computer Engineering, Universiti Teknikal Malaysia Melaka (UTeM), Malaysia. Her research interests include RF energy harvesting and voltage regulator design.

Yan Chiew Wong has completed her doctorate from The University of Edinburgh, United Kingdom on 2014. She has more than 5 years industry experience in semiconductor process design. Has previously worked at Infineon Technologies and Intel. Yan Chiew has involved intensively in the research of RF and mixed signal circuitries, adaptive impedance matching and power management control system. She has authored a number of research papers in the field of adaptive algorithm, RF reconfigurable design, EDA and etc. She has been able to successfully design and develop high voltage CMOS control chips and RF circuitries. She is equipped with both design and implementation skills. She is currently a senior lecturer in Universiti Teknikal Malaysia Melaka.