An enhanced 17-level hybridized multilevel inverter with stair case modulation

Hemalatha Javvaji, Basavaraja Banakara
1 Department of Electrical and Electronics Engineering, PVP Siddhartha Institute of Technology, India
2 Department of Electrical and Electronics Engineering, Davanagere University, India

ABSTRACT
This paper proposes a hybridized symmetric cascaded multilevel inverter for voltage levels ranging from 5 levels to 17 levels. The proposed Multi Level Inverter (MLI) topology is built using a modified H-bridge inverter that results in an increased output voltage levels with a smaller number of solid-state switches. This technique enhances the h-bridge configuration from three level to five level by means of a bi-directional switch at source. Gating pulses of hybridized symmetric MLI are generated through staircase modulation. The operation and performance of the proposed topology is tested for different output voltage levels, simulation results prove that the proposed technique results in less THD at all levels with lesser power consumption and are easily applicable for renewable energy applications.

Keywords: Cascaded H-bridge inverter Multilevel Stair case modulation technique Total harmonic distortions Voltage levels

1. INTRODUCTION
Multilevel inverter topologies are emerged to be a versatile alternative in the area of high power and medium-voltage control. Multilevel inverters (MLI) comprise of quite a lot of input sources, capacitors, active switches, power diodes and drivers to generate the required output voltage using a suitable switching pattern [1] with an apt power quality. MLI has gain more attention because of their advantageous features like high output power quality, amplitude of fundamental component, efficiency, less harmonic distortion, switching losses, and low dv/dt. These features motivated to shift from the traditional two-level converter to multilevel converters. MLI’s generates the stepped voltage waveform at the output by integrating dc source connected with its input terminals. With increasing the number of dc links at input higher and higher levels of voltages are obtained at output. Based on distinct topologies used in MLI design the dc power supplies at input can be isolated or inter-connected [2-6]. Because of high power outputs MLI’s are mostly used in industrial applications [7]. Conventional structures such as Diode Clamped or Neutral Point Clamp (NPC) [4] and Flying Capacitor (FC) [8] used in the design of MLI’s suffer from high number of diodes and capacitors in higher power applications. It is established in literaturate that cascaded MLI structure is compact reliable structure in deriving high voltage and power levels [9-13]. Cascaded MLI’s are constructed by linking number of H-bridge inverters in series [14, 15] in symmetrical or asymmetrical structure. In the symmetric configuration, the magnitude of input DC sources are equal, in contrast, asymmetric MLI have different magnitude input DC sources due to which the number of output levels are more compared to symmetrical configuration with reduced Total Harmonic Distortion (THD) [16-22]. It is evident from the literature that
cascaded MLI supports high power levels with the use of low voltage rating components in inverters. Cascade MLI’s are more reliable, fault tolerant and ease maintenance because of its modular structure [23]. MLI’s are made fault tolerant through an appropriate control strategy that bypass the faulty cell without disturbing the load [24, 25]. Although Cascaded MLI’s are simpler in construction and easy to control they use higher number of switching components and dc sources.

The advancements in MLI’s also resulted in distinct modulation techniques. Modulation techniques are selected depending upon converter topology and its domain of application that has its own merits and demerits. Further high or low frequency switching based modulation techniques proposed [26] for MLI’s with switching frequency up to 1 kHz for high power applications. One of the frequently adopted modulation techniques for MLI’s is sinusoidal PWM widely used in two different forms, with the first being level shifted PWM which is widely used to generate high quality output wave form and other Phase shifted PWM techniques [14]. In second techniques, carriers are either triangular, saw-tooth or constant DC magnitude waveforms etc., and the reference waveforms are sinusoidal, sinusoidal injected with third harmonic and trapezoidal voltage waveforms. [27-32].

In this paper, a symmetric Hybridized MLI topology proposed to overcome some of the drawbacks of conventional cascaded MLI’s. The proposed hybridized MLI topology adopts staircase modulation technique that generates more output voltage levels with less numbers of switches or active devices. Results obtained are validated by comparing with existing conventional cascaded H bridge MLI’s.

Section II, discusses the proposed structure and possible states. A discussion on control method, losses and reliability is presented in section III. Simulation results and Comparative study are brought in section IV. Finally, the conclusion of this paper is given in section V.

2. PROPOSED TOPOLOGY

Figure 1 presents the topology of the novel hybridized H-bridge cascaded MLI. It comprises of five bidirectional active switches from voltage prospect (S1, S2, S3, S4 and SA) and two symmetrical input dc voltage sources. Table 1 and Table 2 shows the output levels of generated voltage using the distinct switching patterns in the proposed topology. In Tables, green cell indicates conducting device (On position) and red cell indicates non conducting device (Off position). The proposed single-phase, 5-level cascade MLI, shown in Figure 1, is a hybridized 5-level inverter. Table 1, depicts the switching pattern for a five-level output voltage generated with two positive, two negative and one zero at the output. The 5-level hybrid inverter comprises a single-phase conventional H-bridge cell, and a bidirectional switch connected to the two dc sources at center tap.

In symmetrical configuration with 2 input dc sources, output level can be obtained as follows

\[ P_{Level} = 4 * p + 1 \]  

(1)

Where \( p \) is equal to the number of cells.

The number of switches is given as

\[ \text{Number of Switches} = \frac{(P_{Level} - 1)}{\text{Switches per cell}} * (\text{Switches per cell} + 1) \]  

(2)

Similarly, a seventeen-level cascade MLI is obtained by using 4 hybridized H bridge cells. Figure 2. shows the proposed single-phase, 17-level cascaded MLI and its switching pattern are represented in Table 2.
Table 2. Switching states for a 17–level hybridised MLI

<table>
<thead>
<tr>
<th>S. NO</th>
<th>S1</th>
<th>S2</th>
<th>S3</th>
<th>S4</th>
<th>S5</th>
<th>S6</th>
<th>S7</th>
<th>S8</th>
<th>S9</th>
<th>S10</th>
<th>S11</th>
<th>S12</th>
<th>S13</th>
<th>S14</th>
<th>S15</th>
<th>S16</th>
<th>S17</th>
<th>V0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Vdc</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2Vdc</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3Vdc</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>4Vdc</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>5Vdc</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>6Vdc</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>7Vdc</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>8Vdc</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-Vdc</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-2Vdc</td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-3Vdc</td>
</tr>
<tr>
<td>13</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-4Vdc</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-5Vdc</td>
</tr>
<tr>
<td>15</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-6Vdc</td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-7Vdc</td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-8Vdc</td>
</tr>
</tbody>
</table>

Table 3. Comparison of solid-state components of conventional topologies with hybridized cascaded MLI for 17-Level

<table>
<thead>
<tr>
<th>Inverter Topology</th>
<th>Diode Clamped</th>
<th>Flying Capacitor</th>
<th>Cascaded H-Bridge</th>
<th>Hybridized H-Bridge (Switches per cell)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Main switches</td>
<td>(P_{level}-1)²</td>
<td>(P_{level}-1)²</td>
<td>(P_{level}-1)²</td>
<td>32</td>
</tr>
<tr>
<td>Clamping diodes</td>
<td>(P_{level} - 1) * (P_{level} - 2)</td>
<td>0</td>
<td>0</td>
<td>240</td>
</tr>
<tr>
<td>DC Bus</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>8</td>
</tr>
<tr>
<td>Bus Capacitors</td>
<td>(P_{level} - 1) = 16</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Balancing Capacitors</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 3. supports the developed topology as the main motto behind the developing present topology is to reduce the number of solid-state devices. The proposed topology uses only 4 H-bridge MLI’s in generating 17-Level output which effectively reduced the solid-state devices by 37.5% in comparison to conventional cascaded H bridge MLI. As the number of components are reduced when compared with conventional topologies that also results in reduced switching losses and number of GATE drivers. It also has reduced circuit complexity with increased modularity and is more economic.
3. CONTROL METHODS

In convention and Hybridized cascaded MLI topologies one of the prominent techniques used to achieve required switching pattern is multi carrier sinusoidal PWM. As the output levels increases it require high switching frequency resulting in more switching losses. The staircase PWM applied in the present work is a mixture of sinusoidal PWM and selective harmonic elimination. Staircase PWM is derived from a sinusoidal PWM by replacing the sine wave with a stair case. Number of steps in stair case are determined based on the specific harmonic cancellation. The desired output voltage level and quality is obtained with a proper selection of frequency ratio and number of steps in the stair case. Whenever the value of modulating signal is more than the carrier signal pulses are generated. Compared with the carrier-based PWM technique, the staircase modulation features lower switching losses since the entire power semiconductor devices operate at the fundamental frequency. Staircase modulation is proven to a feasible solution in reducing the switching losses with a low frequency.

An enhanced 17-level hybridized multilevel inverter with stair case modulation (Hemalatha Javvaji)
In digital implementation of stair case PWM the switching angles are determined in prior for all the 4 hybridized MLI’s and are stored in a table. In this work a modulating wave has been separated in to 15 zones with each zone referring a switching pattern to obtain the voltage level in the output wave form. Figure 4. Shows the switching patterns of the power semiconductor modules of proposed topology and stepped-voltage waveform.

The staircase reference is compared with triangular carriers with different frequencies which generate the Boolean output. A logic operation is applied accordingly to get the switching pattern of the proposed MLI topology from generated Boolean output, which generates pulses for corresponding power modules is shown in Figure 3.

![Figure 3. Block diagram to generate gate pulses](image)

### 3.1. Calculation of switching frequency

Switching frequency for any level is predetermined using

\[
 f_{\text{switch}} = \text{fundamental frequency} \times 2(2^p - 1)
\]  

### 3.2. Identification of step angle

\[
 \alpha_k = \sin^{-1} \left( \frac{(k-1)+y}{z+y} \right) \text{ for } k=1,2,\ldots,z
\]

Where \( k \) = number of step angles, \( z \) = Maximum number of steps and \( y \) = Coefficient for adjusting switching angle.

The modulation index can be obtained using

\[
 m_i = \frac{V_1}{z \times V_{dc}}
\]

Where \( V_1 \) = Fundamental volatge, \( V_{dc} \) =D.C Bus voltage.

### 3.3. Losses

In the operation of solid state components based circuits, conduction loss, switching loss, Off-state losses and gate losses are considered for the analysis. In general, the Off-state and Gate losses are negligible in comparison with the other two hence are neglected in the analysis.

#### 3.3.1. Conduction losses

The conduction losses are generated in each device during ON state. In MLI’s conduction losses also depends on conduction time of the device. Hence to consider the time conduction losses are multiplied by a correction factor \( P_{CON} \). In general, the conduction loss in MLI’s is given as

\[
 \text{Conduction loss} = V_{CE} \times I_C \times P_{CON}
\]

Where \( V_{CE} \) is the collector-emitter voltage drop and \( I_C \) is the collector current during ON-state of the device and

\[
 P_{CON} = \frac{t_{ON}}{T}
\]

Where \( t_{ON} \) is the total ON state time of the device in \( p \)th level.
3.3.2. Switching loss

The switching loss in the IGBT are in general given as

\[ P_{SW} = F_{SW} \times \left( E_{SW(on)} + E_{SW(off)} \right) \]  

(8)

Switching loss also depends on the switching time. In the design of MLI’s calculation of switching time depends on switching frequency which becomes complex with higher frequencies. Switching loss with switching time are given as

\[ P_{SW} = F_{SW} \times \left( E_{SW(on)} + E_{SW(off)} \right) \times D_{SW} \]  

(9)

Where \( D_{sw} \) is factor accounted for switching time \( D_{SW} = \frac{T_{SW}}{T} \)

4. SIMULATION AND RESULTS

In order to support the proposed cascaded MLI topology, simulations studies are carried in MATLAB SIMULINK environment with the constructed Simulink model. With the switching schemes described in Section 3, 5-level and 17-level MLI’s are considered for the analysis. In a 17 Level hybridized MLI stair case PWM switching patterns T1-T4 are generated with switching frequency of 100Hz, 300Hz, 700Hz and 1500Hz against a Stair case reference wave at fundamental frequency of 50 Hz, as depicted in Figure 5 and Figure 6.
Figure 5. Simulink model of pulse generation using staircase modulation

Figure 6. Stair case modulation for the proposed 17-level hybridized MLI
(a) staircase modulation and corresponding carrier (b) generated pulses

4.1. Calculation of switching frequency
Switching frequency for any level is predetermined using

\[ f_{\text{switch}} = \text{fundamental frequency} \times 2(2^p - 1) \]

Table 4 shows the switching frequency adopted in this paper for different output levels of the hybridized cascaded MLI.

<table>
<thead>
<tr>
<th>Output Level</th>
<th>Switching frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>5-Level</td>
<td>100Hz</td>
</tr>
<tr>
<td>9-Level</td>
<td>300Hz</td>
</tr>
<tr>
<td>13-Level</td>
<td>700Hz</td>
</tr>
<tr>
<td>17-Level</td>
<td>1500Hz</td>
</tr>
</tbody>
</table>

Table 4 Switching frequencies for output levels
4.2. Identification of Step angle

\[ \alpha_k = \sin^{-1} \left( \frac{(k-1)+y}{z+y} \right) \text{ for } k=1,2,\ldots,z \]

where \( k = \text{number of step angles} \), \( z = \text{Maximum number of steps} \) and \( y = \text{Coefficient for adjusting switching angle} \)

For a hybridized 17 level MLI the value of \( z = 8 \) and \( y = 1 \) are considered. The obtained step angles are given by \( \alpha_1 = 6.38^\circ; \alpha_2 = 12.84^\circ; \alpha_3 = 19.47^\circ; \alpha_4 = 26.39^\circ; \alpha_5 = 33.74^\circ; \alpha_6 = 41.81^\circ; \alpha_7 = 51.05^\circ; \alpha_8 = 62.74^\circ \) and are shown in Figure 4.

The modulation index can be obtained using

\[ m_i = \frac{V_1}{z \times \frac{4V_{dc}}{\pi}} \]

Where \( V_1 = \text{Fundamental voltage} \), \( V_{dc} = \text{D.C Bus voltage} \).

Figure 7. 5–level output voltage across one symmetrical hybridized MLI

Figure 7. shows the 5–level output voltage across one symmetrical hybridized MLI. Figure 8. shows the simulated waveforms of output voltage and load current with a R load for the 17-level inverter by selecting modulation index as 0.9 and a input source voltage \( V_s = 55V \) for each cell. It is observed from Figure. 8 that generated output voltage wave from is much closure to sinusoidal from than the convention CHB MLI’s.

Figure 8. 17–Level output voltage and current waveform of hybridized MLI and CHB MLI
(a) comparison of generated output voltage (b) comparison of output current

An enhanced 17-level hybridized multilevel inverter with stair case modulation (Hemalatha Javvaji)
The steady state testing has been performed with resistive load (unity power factor load) with 220 V peak to peak output voltages. The obtained output current is about 20A, peak to peak. The RMS value of the output voltage and current obtained are 155.56V and current 14.14A respectively.

Figure 9 shows the THD spectrum of the proposed hybridized multilevel inverter. Form the Figure 9 (a) total THD is reduced than that of Figure 9 (b) due to the variation in the number of solid state switches in generating the same output levels.

Table 5 shows the comparison between proposed hybridized MLI and cascaded H bridge MLI. The percentage level of THD are low with the proposed topology for distinct level of voltage generation. From the table it is also evident that the proposed topology results in an improved output voltage in comparison to cascaded H Bridge MLI. Comparison between both the topologies are presented in Figure 10.

Table 5. Comparison of output voltage and THD for different levels

<table>
<thead>
<tr>
<th>Level</th>
<th>Symmetric Hybridized MLI</th>
<th>Cascaded Hybridized MLI</th>
</tr>
</thead>
<tbody>
<tr>
<td>5-Level</td>
<td>218.7</td>
<td>215.4</td>
</tr>
<tr>
<td>THD</td>
<td>27.07%</td>
<td>29.65%</td>
</tr>
<tr>
<td>9-Level</td>
<td>221.6</td>
<td>219.9</td>
</tr>
<tr>
<td>THD</td>
<td>12.94%</td>
<td>14.11%</td>
</tr>
<tr>
<td>13-Level</td>
<td>220.1</td>
<td>219.2</td>
</tr>
<tr>
<td>THD</td>
<td>8.06%</td>
<td>9.45%</td>
</tr>
<tr>
<td>17-Level</td>
<td>223.6</td>
<td>223.9</td>
</tr>
<tr>
<td>THD</td>
<td>4.78%</td>
<td>6.94%</td>
</tr>
</tbody>
</table>
5. CONCLUSION

A Hybridized MLI with stair case modulation scheme was proposed in this paper. It generates closure sinusoidal voltage at the output with a smaller number of solid-state switches. Two kinds of MLI’s generating different output levels are tested by simulation. As the output levels increases the proposed topology considerably reduces switching devices when compared to the CHB MLI. Considerable advantages of the proposed topology are 1) As the number of levels is increased it generates output waveform closer to sinusoidal. 2) Few switching devices compared with the conventional MLI 3) Low THD 4) Low switching devices loss as device conduction time is reduced. Based on the above merits, the proposed Hybridised MLI with stair case modulation shows a better performance in comparison to conventional MLI’s

REFERENCES

BIOGRAPHIES OF AUTHORS

Mrs. Hema Latha Javvaji received AMIETE degree from IETE, NewDelhi, M.Tech., from Madan Mohan Malviya Engineering College, Gorakhpur in 2001 and 2004 respectively. She is currently working towards the Ph. D degree at Acharya Nagarjuna University, under the guidance of Dr. B. Basavaraja. Presently she is working as Sr. Assistant Professor at PVP Siddhartha Institute of Technology, Vijayawada, Andhra Pradesh, India. Her research interests include power electronics, multilevel converters, modulation techniques and microcontrollers and DSP processors.

email: hemajavvaji@gmail.com

Dr. Basavaraja Banakara ME, MBA (HR), Ph.D (NITW), Senior Member EEE, LMISTE, SMIACSIT, MIAENG, Fellow IEI Executive Committee Member for ISTE Andhra Pradesh Section. He was born in 1970. He obtained his B.E (EEE) degree from Gulbarga University and M.E from Karnataka University, India and he is completed his Doctoral program from National Institute of Technology, Warangal, India. He worked as a Lecturer in VEC Bellary, Associate Professor at SSJ Engineering College Mahaboobnagar, Professor at SR Engineering College Ananthasagar, Waranagal, Principal at Padmasri Dr.BV Raju Institute of Technology, Narasapur, AP, India, Professor & Director for Academic Registration at KL University, Guntur, AP, India, Professor & Vice-Principal at GITAM University Hyderabad, AP, India, Professor and TPO at UBDTU, Davanagere & Presently he is working as a Regeistrar Davanagere University, Karnataka, India. His areas of interest include power electronics and drives, Power Quality, Micro-grids, High voltage Engineering and EMTP applications.

e-mail: banakara45@ubtec.org