

Reduced switched seven level multilevel inverter by modified carrier for high voltage industrial applications

Sanka Sreelakshmi¹, Machineni Sanjeevappa Sujatha², Jammy Ramesh Rahul³, Tole Sutikno^{4,5}

¹Department of Electrical and Electronics Engineering, Jawaharlal Nehru Technological University, Anantapur, Anantapuramu, India

²Department of EEE, Sree Vidyanikethan Engineering College, Tirupati, India

³Department of EEE and Centre of E-Mobility, Gayatri Vidya Parishad College of Engineering (A), Visakhapatnam, India

⁴Department of Electrical Engineering, Faculty of Technology Industrial, Universitas Ahmad Dahlan, Yogyakarta, Indonesia

⁵Embedded System and Power Electronics Research Group, Yogyakarta, Indonesia

Article Info

Article history:

Received Aug 21, 2022

Revised Dec 15, 2022

Accepted Dec 29, 2022

Keywords:

Cascaded full-bridge

Multilevel inverter

PD-SPWM techniques

Reduced switched

Total harmonic distortion

ABSTRACT

Multilevel inverters are widely used in high-power and high-voltage applications due to their lower total harmonic distortion (THD), decreased switching stress on their switches, and other benefits. However, increasing the number of steps results in a drop in THD, which results in a larger size. As a result, a new 7-level reduced switched cascaded multilevel inverter (CMLI) has been designed for the current project. This architecture employs seven switches and seven levels of MLI to achieve the same output as a conservative multilevel inverter (MLI). To generate gate pulses for the switches, conventional and modified carriers were employed, and a third harmonic component was added into the sine wave to increase the fundamental output voltage. Finally, MATLAB or simulation is utilized to test the results of this task's design. According to the analysis, the proposed design may reduce harmonic distortion and improve the fundamental voltage component with fewer switches.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

Sanka Sreelakshmi

Department of Electrical and Electronics Engineering, Jawaharlal Nehru Technological University

Anantapur, Anantapuramu, India

Email: shreelakshmi.yadav@gmail.com

1. INTRODUCTION

In today's world, businesses, industries, and households all want more and better electricity at lower costs. Because of this, the output voltage, current fundamental component, and total harmonic distortion are being improved by combining renewable energy sources with power electronics. An inverter that converts DC energy to AC with better efficiency is called a multilevel inverter. A typical voltage source inverter (VSI) used in medium and high power/voltage applications results in a decrease in performance. This is mostly due to the inverter's switches, which have certain limits for high-voltage applications, causing power loss. As a result, cascaded multilevel inverters (CMLIs) were established in order to address this issue. High- and medium-voltage applications benefit from the increased efficiency of these inverters. In this way, the implementation of multilevel inverters (MLIs) in enterprises has become commonplace. On the other side, when the MLI level rises, the total harmonic distortion (THD) will fall. However, as the number of power modules in the MLI grows, the isolation between switches and power supplies becomes more complicated.

Pires *et al.* [1] designed a high-voltage direct current (HVDC) transmission system based on twin three-phase, two-level inverters for multilevel power converters. Khounjahan *et al.* [2] first announced cascaded transformer MLI in 2015. In addition to the DC power supply and single-phase lower frequency transformer, there are two switches for switching power and a few additional bi-directional switches. Each

transformer is equipped with its own bidirectional switch. So far, the number of switches in various topologies has been reduced [3]–[40]. Babaei *et al.* [13] developed a unique cascaded MLI in 2015 that used five distinct algorithms to generate voltage at the output. CHMLI has a basic value of 268.9 V and a THD percentage of 26.24 percent, according to the literature. Previous research [15]–[17] compares conventional and unique pulse width modulation (PWM) for CMLI and t-type MLI. Prasadarao and Manohar [18] investigate PV-based symmetric and asymmetric MLI. Pretraining for the consequences of decreasing switching MLIs is included in [19]. Even after much research, two concerns remain unsolved: higher THD and fewer basic components. As a result, the current study presents a novel 7-level cascaded MLI with fewer switches to address all of these limitations. We intend to improve basic component value and THD performance by employing a novel carrier-based PWM technique. As a result, the proposed three-phase design includes seven switches in each phase to offer seven output levels. CMLI is chosen in this circumstance because it is more efficient than the other two MLI topologies. The gating signal for the switches in the PO-SPWM technology is provided by conventional carrier, modified carrier POSPWM, and third harmonic injected POSPWM (THI). In this MLI, only seven switches are required to produce seven different voltage levels.

2. DESIGN OF PROPOSED RSW SEVEN LEVEL CMLI TOPOLOGY

Figure 1 depicts the standard CMLI level, which comprises of bridge-arranged power electronics switches with a single-phase power supply input. The cascaded MLI level is denoted by M, while the number of H bridges and phases is denoted by n. With three H-Bridge connections, the output of the typical CMLI uses a total of 12 switches. Figure 2 depicts the MLI design presented in this paper.

$$n = (M - 1) / 2 \tag{1}$$




Figure 1. Conventional 7 level MLI (single phase)

Seven MOSFETS are used in this design to create a single phase. H-Bridge uses '3' MOSFETS for level generation, while H-Bridge uses '4' MOSFETS for shifting polarity. With seven possible settings (+1 V,

-1 V, -2 V, -3 V), it is capable of producing seven different voltage outputs. All of the MOSFETS are turned on for the +3 V output voltage, except for S5a, S6a, and S7a, which are all turned off. There are just two switches (S5a and S6a) in the ON position when it comes to the +2 V output voltage. Similarly, the MOSFETS (S5a) stay on while the other MOSFETS (S5b, S5c, and S5d) are turned off. Whereas s1a is used for the production of polarity. Table 1 shows the proposed MLI's switching system. The reduced switched-multi level inverter (RS-MLI) for seven level three phases is shown in Figure 2. Each phase contains three 100V voltage sources, three MOSFETS, and two diode switches. The suggested device has fewer switches than the current seven-level inverters. Costs, losses, and efficiency are all reduced if the number of switches is reduced. This model uses SPWM approach to compare conventional and novel carrier waves, which are both modulated at $M_i=0.99$ and $mF=20$, at $f_c=1$ khz, with a load $R=100$ ohm, 70 mH with a modulation factor of 20. f_c is the carrier frequency; f_s is fundamental frequency. Table 1 shows that during conduction, only two switches stay on. Consequently, switching costs are considerably minimised.




Figure 2. Three phases reduce switched seven level MLI for

Table 1. Switching sequence for RS-7-level 7-switched topology

S.NO	S1a	S2a	S3a	S4a	S5a	S6a	S7a	Output voltage
1	0	0	0	0	0	0	0	+0 Vdc
2	1	0	0	1	1	0	0	+1 Vdc
3	1	0	0	1	1	1	0	+2 Vdc
4	1	0	0	1	1	1	1	+3 Vdc
5	0	1	1	0	0	0	1	-Vdc
6	0	1	1	0	0	1	1	-2 Vdc
7	0	1	1	0	1	1	1	-3 Vdc

3. METHOD

Many applications, such as control of IM, and PMSM, employ the SPWM approach. THD is reduced by using a reference sine wave and a triangular carrier. Typical and modified carrier waves are used to create seven levels of output, which is compared to a conventional cascaded MLI at $mf=20$, $f_c=1$ kHz, $M_i=0.99$, $R=100$ ohms, $L=70$ m H in this study.

3.1. Convention carrier PO-SPWM technique

The traditional carrier wave PWM production is seen in Figure 3. One reference sine wave and three modified carrier waves comprise the unipolar PO SPWM approach shown in Figure 3(a), from which the pulse is formed in Figure 3(b).

3.2. Modified carrier PO-SPWM technique

Figure 4 (in Appendix) depicts a new carrier PWM generating method. As shown in Figure 4(a), the pulse is created using a unipolar PO SPWM approach that utilizes a reference sine wave and three modified carrier waves Figure 4(b). New (or modified) triangular waves and a larger number of levels were used in this study to increase the performance of the fundamental value and percent THD. This triangular wave is also more suited for a seven-level inverter than a reference triangular wave.




Figure 3. The traditional carrier wave PWM production: (a) conventional carrier wave unipolar PO-SPWM technique and (b) pulse generation




Figure 4. PWM generating: (a) modified triangular-carrier wave unipolar PO-SPWM technique and (b) modified carrier wave pulse generation for proposed topology

3.3. Modified carrier PO-THI-SPWM technique

It is shown in Figure 5 how the new carrier PWM generation works. Unipolar PO-THI-SPWM approach has one reference THI sine wave and three modified carrier waves in Figure 5(a), whereas the pulse is created in Figure 5(b). This has the benefit of increasing the fundamental component at $M_i=1$. Figures 6(a) and 6(b) show the simulation results for phase-voltage, line-voltage, and load-current, as well as their co-related FFT spectrum (b). The benefit here is that the fundamental component is enhanced while the THD is minimized. Figure 7(a) shows the simulation results for phase voltage, line voltage, and load current, as well as the resulting fast Fourier transform FFT spectrum in Figure 7(b). Figure 8(a) shows the simulation results for phase-voltage, line-voltage, and load-current, and their FFT spectrum Figure 8(b).




Figure 5. PWM generation works, (a) modified carrier wave unipolar PO-THI-SPWM technique, and (b) modified carrier wave pulse generation for proposed topology

4. RESULTS AND DISCUSSION

A MATLAB simulation is used to evaluate the planned topology's performance. Figure 6(a) shows the output voltage, line voltage, and load current as well as their related FFT spectrum for the proposed three-phase conventional carrier wave PO-SPWM scheme. There is a 20.17 percent increase in phase voltage, a 17.32 percent increase in line voltage, and a 2.911 percent increase in load currents with THDs. Figure 7(a) shows the output voltage, line voltage, load current, and the related FFT spectrum for the suggested topology with modified carrier wave PO-SPWM for three phases, as well as the simulation results and THD. There is a 20.17 percent increase in phase voltage, a 17.46 percent increase in line voltage and a 5.38 percent increase in load current with THDs.

Conventional MLI setups and suggested MLI configurations have been compared in Table 2. With a modified carrier wave, THD is decreased to 19.90 percent, compared to 20.17 percent for traditional carrier waves. According to the structure of the proposed topology, it is compared to conventional topologies in Table 3. Table 2 shows that the proposed RSW-MLI has the greatest fundamental component value compared to the current CML inverters. Modified carriers PO-SPWM and THI-PO-SPWM achieved fundamental/Vrms values of 306 and 351.3 volts, respectively, in the proposed RSW-MLI. THD improvements are beneficial to high-voltage applications, especially in cases when a large voltage magnitude is needed. Tables 2 and 3 show that the suggested topology has greater benefits in terms of voltage magnitude than the standard topology. Because we're expanding the essential component's size with Novel Carrier, it's a win-win situation. Table 3 shows that losses are minimized during switches, as shown in [40].







Figure 6. Simulation results for (a) phase-voltage, Line-voltage and load-current and (b) gives their corresponding FFT analysis at $m_f=20$, $r=100$, $L=70$ mH, $f_c=1$ kHz with conventional carrier wave PO-SPWM technique at $M_i = 0.99$

Figure 7. Simulation results for (a) phase-voltage, Line-voltage and load-current and (b) gives their corresponding FFT analysis at $m_f=20$, $r=100$, $L=70$ mH, $f_c=1$ kHz with modified carrier wave PO-SPWM technique at $M_i=0.99$




Figure 8. Simulation results for (a) phase-voltage, line-voltage and load-current and (b) gives their corresponding FFT analysis at $m_f=20$, $r=100$, $L=70$ mH, $f_c=1$ kHz with modified PO-THI-SPWM technique at modulation index (M_i)=1

Table 2. Comparison of fundamental, THD of conventional and proposed MLI for seven level

Conventional CHMLI Conventional carrier (SPWM)	Existing conventional CMLI [20]				RSW- MLI proposed [19]							
	THD (%)	THD (%)	THD (%)	THD (%)	Conventional 12 switch MLI Vrms (V)	Three states carrier APOD-PWM Vrms (V)	Conventional carrier (SPWM) Vrms (V)	THD (%)	Modified carrier (PO- SPWM) Vrms (V)	THD (%)	Modified carrier (THI-PO- SPWM) Vrms (V)	THD (%)
Fundamental value (Vrms)	268.9	26.24	31.35	25.46	296.3	297.6	298.1	20.17	306	19.90	351.3	28.77

Table 3. Comparison of proposed topology with other MLI topology [40]

Inbuilt structure	Flying capacitor	Diode clamped	Cascaded 7-level	7-level, switches (new)
No. of Capacitors	14	6	-	-
No. of Diodes	-	≥8	-	-
No. of Switches	10	10	12	7
No. of dc sources	-	-	3	3

5. CONCLUSION

The paper proposed a novel 7-level cascaded MLI with fewer switches. The 7 switches are used to create a 7-level MLI that produces the same output as a regular one. With the PO-SPWM method, the gate pulse is generated. The results of this study show that the suggested system reduces switching components with reduced THD and a higher fundamental output component. As a result, the overall cost is reduced and total harmonic distortion (THD) is effectively reduced, particularly at higher voltages.

REFERENCES

- [1] V. Fernão Pires, J. Fialho, and J. Fernando Silva, "HVDC transmission system using multilevel power converters based on dual three-phase two-level inverters," *International Journal of Electrical Power and Energy Systems*, vol. 65, pp. 191–200, 2015, doi: 10.1016/j.ijepes.2014.10.002.
- [2] H. Khoujahan, M. R. Banaei, and A. Farakhor, "A new low cost cascaded transformer multilevel inverter topology using minimum number of components with modified selective harmonic elimination modulation," *Ain Shams Engineering Journal*, vol. 6, no. 1, pp. 67–73, 2015, doi: 10.1016/j.asej.2014.08.005.
- [3] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 135–151, 2016, doi: 10.1109/TPEL.2015.2405012.
- [4] R. Mahalakshmi and K. C. S. Thampatty, "Grid connected multilevel inverter for renewable energy applications," *Procedia Technology*, vol. 21, pp. 636–642, 2015, doi: 10.1016/j.protec.2015.10.076.
- [5] F. Jiang, C. Tu, Z. Shuai, M. Cheng, Z. Lan, and F. Xiao, "Multilevel cascaded-type dynamic voltage restorer with fault current-limiting function," *IEEE Transactions on Power Delivery*, vol. 31, no. 3, pp. 1261–1269, 2016, doi: 10.1109/TPWRD.2015.2474703.
- [6] W. R. Sultana, S. K. Sahoo, K. Sesha Saikiran, G. R. T. Rajasekhar Reddy, and P. Harshavardhan Reddy, "A computationally efficient finite state model predictive control for cascaded multilevel inverter," *Ain Shams Engineering Journal*, vol. 7, no. 2, pp. 567–578, 2016, doi: 10.1016/j.asej.2015.12.007.
- [7] P. R. Kumar, R. S. Kaarthik, K. Gopakumar, J. I. Leon, and L. G. Franquelo, "Seventeen-level inverter formed by cascading flying capacitor and floating capacitor H-bridges," *IEEE Transactions on Power Electronics*, vol. 30, no. 7, pp. 3471–3478, 2015, doi: 10.1109/TPEL.2014.2342882.
- [8] A. Salem, E. M. Ahmed, M. Orabi, and M. Ahmed, "New three-phase symmetrical multilevel voltage source inverter," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 5, no. 3, pp. 430–442, 2015, doi: 10.1109/JETCAS.2015.2462173.
- [9] T. Sudhakar Babu, K. Priya, D. Maheswaran, K. Sathish Kumar, and N. Rajasekar, "Selective voltage harmonic elimination in PWM inverter using bacterial foraging algorithm," *Swarm and Evolutionary Computation*, vol. 20, pp. 74–81, 2015, doi: 10.1016/j.swevo.2014.11.002.
- [10] Y. Suresh and A. K. Panda, "Investigation on stacked cascade multilevel inverter by employing single-phase transformers," *Engineering Science and Technology, an International Journal*, vol. 19, no. 2, pp. 894–903, 2016, doi: 10.1016/j.jestech.2015.11.008.
- [11] R. Taleb, D. Benyoucef, M. Helaimi, Z. Boudjemaa, and H. Saidi, "Cascaded h-bridge asymmetrical seven-level inverter using THIPWM for high power induction motor," *Energy Procedia*, vol. 74, pp. 844–853, 2015, doi: 10.1016/j.egypro.2015.07.820.
- [12] W. Subsingha, "Design and analysis three phase three level diode-clamped grid connected inverter," *Energy Procedia*, vol. 89, pp. 130–136, 2016, doi: 10.1016/j.egypro.2016.05.019.
- [13] E. Babaei, S. Laali, and Z. Bayat, "A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 2, pp. 922–929, 2015, doi: 10.1109/TIE.2014.2336601.
- [14] S. Ramkumar, V. Kamaraj, S. Thamizharasan, and S. Jeevananthan, "A new series parallel switched multilevel dc-link inverter topology," *International Journal of Electrical Power and Energy Systems*, vol. 36, no. 1, pp. 93–99, 2012, doi: 10.1016/j.ijepes.2011.10.028.
- [15] M. R. Islam, A. M. Mahfuz-Ur-Rahman, M. M. Islam, Y. G. Guo, and J. G. Zhu, "Modular medium-voltage grid-connected converter with improved switching techniques for solar photovoltaic systems," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 11, pp. 8887–8896, 2017, doi: 10.1109/TIE.2017.2652402.
- [16] H. P. Vemuganti, D. Sreenivasarao, and G. S. Kumar, "Improved pulse-width modulation scheme for T-type multilevel inverter," *IET Power Electronics*, vol. 10, no. 8, pp. 968–976, 2017, doi: 10.1049/iet-pel.2016.0729.
- [17] V. Jammala, S. Yellasiri, and A. K. Panda, "Development of a new hybrid multilevel inverter using modified carrier SPWM switching strategy," *IEEE Transactions on Power Electronics*, vol. 33, no. 10, pp. 8192–8197, 2018, doi: 10.1109/TPEL.2018.2801822.
- [18] V. S. Prasadarao K and V. Joshi Manohar, "Grid interconnection of PV system using symmetric and asymmetric MLI topology," *International Journal of Power Electronics and Drive Systems*, vol. 9, no. 4, pp. 1616–1623, 2018, doi: 10.11591/ijpeds.v9n4.pp1616-1623.

- [19] M. A. Chulan, M. J. A. Aziz, A. H. M. Yatim, and M. Z. Daud, "Seven levels symmetric H-bridge multilevel inverter with less number of switching devices," *International Journal of Power Electronics and Drive Systems*, vol. 8, no. 1, pp. 109–116, 2017, doi: 10.11591/ijpeds.v8.i1.pp109-116.
- [20] V. Thiagarajan and P. Somasundaram, "A new seven level symmetrical inverter with reduced switch count," *International Journal of Power Electronics and Drive Systems*, vol. 9, no. 2, pp. 921–925, 2018, doi: 10.11591/ijpeds.v9n2.pp921-925.
- [21] R. Omar, M. Rasheed, Z. K. Low, and M. Sulaiman, "Design and development of active power filter for harmonic minimization using synchronous reference frame (SRF)," *ARPN Journal of Engineering and Applied Sciences*, vol. 14, no. 2, pp. 476–484, 2019.
- [22] C. Y. H'ng, B. Ismail, M. Isa, and M. N. K. H. Rohani, "Selective harmonic elimination pulse width modulation for five-level cascaded inverter," *Journal of Telecommunication, Electronic and Computer Engineering*, vol. 10, no. 1–14, pp. 67–71, 2018.
- [23] M. Rasheed, R. Omar, M. Sulaiman, W. Abd Halim, and M. M. A. Alakkad Majeda, "Artificial Intelligence Technique to Real-Time Based on Selective Harmonic Elimination in Modified Multilevel Inverter," *Journal of Engineering and Applied Sciences*, vol. 14, no. 24, pp. 9692–9700, 2019, doi: 10.36478/jeasci.2019.9692.9700.
- [24] M. Rasheed, R. Omar, M. Sulaiman, W. A. Halim, and M. M. A. Alakkad, "Analysis of a switching angle calculation by ANN for nine level inverter apply into experimental case study with elimination of lower and higher order harmonics," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 20, no. 2, pp. 948–959, 2020, doi: 10.11591/ijeecs.v20.i2.pp948-959.
- [25] M. Mahesh, K. Kranthi, and P. Singh, "Artificial neural network based closed loop control of multilevel inverter," *International Journal for Modern Trends in Science and Technology*, no. 2, 2016.
- [26] H. A. Mohamed and H. M. D. Habbi, "Power quality of dual two-level inverter fed open end winding induction motor," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 18, no. 2, pp. 688–697, 2020, doi: 10.11591/ijeecs.v18.i2.pp688-697.
- [27] A. Arikesh and A. K. Parvathy, "Modular multilevel inverter for renewable energy applications," *International Journal of Electrical and Computer Engineering*, vol. 10, no. 1, pp. 1–14, 2020, doi: 10.11591/ijece.v10i1.pp1-14.
- [28] M. Rasheed, M. M. A. Alakkad, R. Omar, M. Sulaiman, and W. A. Halim, "Enhance the accuracy of control algorithm for multilevel inverter based on artificial neural network," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 20, no. 3, pp. 1148–1158, 2020, doi: 10.11591/ijeecs.v20.i3.pp1148-1158.
- [29] S. Kumar Dash, B. Nayak, and J. Ballav Sahu, "Selective harmonic elimination of an eleven level inverter using whale optimization technique," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 9, no. 4, p. 1944, 2018, doi: 10.11591/ijpeds.v9.i4.pp1944-1951.
- [30] N. R. Mucherla, N. Karthick, and A. M. Rao, "Fault tolerant nine-level inverter topology for solar water pumping applications," *International Journal of Electrical and Computer Engineering*, vol. 12, no. 4, pp. 3485–3493, 2022, doi: 10.11591/ijece.v12i4.pp3485-3493.
- [31] N. Prabaharan and K. Palanisamy, "Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit," *IET Power Electronics*, vol. 10, no. 9, pp. 1023–1033, 2017, doi: 10.1049/iet-pel.2016.0506.
- [32] M. Rasheed, R. Omar, M. Sulaiman, and W. A. Halim, "Particle swarm optimisation (PSO) algorithm with reduced number of switches in multilevel inverter (MLI)," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 14, no. 3, pp. 1114–1124, 2019, doi: 10.11591/ijeecs.v14.i3.pp1114-1124.
- [33] R. Omar, T. Zi Hao, M. Rasheed, and M. Sulaiman, "An improvement of shunt active power filter using effective controller for different load condition," *Journal of Engineering and Applied Sciences*, vol. 15, no. 6, pp. 1311–1321, 2020, doi: 10.36478/jeasci.2020.1311.1321.
- [34] M. S. and W. A. H. Rosli Omar, Mohammed Rasheed, Nizam Mies, "The performance of the modified cascaded h-bridge multilevel inverters (CHB MLIS) with various modulation index (MI) using firefly algorithm," *Advances In Engineering Technology*, pp. 133–162, 2019.
- [35] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Transactions on Industrial Electronics*, vol. 54, no. 6, pp. 2930–2945, 2007, doi: 10.1109/TIE.2007.907044.
- [36] M. Rasheed, R. Omar, and M. Sulaiman, "Comparative performance of multilevel inverter for harmonic reduction based on Newton Raphson," *IET Conference Publications*, vol. 2016, no. CP688, 2016, doi: 10.1049/cp.2016.1260.
- [37] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, and M. A. Memon, "A New multilevel inverter topology with reduce switch count," *IEEE Access*, vol. 7, pp. 58584–58594, 2019, doi: 10.1109/ACCESS.2019.2914430.
- [38] M. A. Memon, S. Mekhilef, and M. Mubin, "Selective harmonic elimination in multilevel inverter using hybrid APSO algorithm," *IET Power Electronics*, vol. 11, no. 10, pp. 1673–1680, 2018, doi: 10.1049/iet-pel.2017.0486.
- [39] G. Konstantinou, J. Pou, S. Ceballos, R. Darus, and V. G. Agelidis, "Switching frequency analysis of staircase-modulated modular multilevel converters and equivalent PWM techniques," *IEEE Transactions on Power Delivery*, vol. 31, no. 1, pp. 28–36, 2016, doi: 10.1109/TPWRD.2015.2416759.
- [40] R. Shalchi Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimization assessment of a new extended multilevel converter topology," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 6, pp. 4530–4538, 2017, doi: 10.1109/TIE.2017.2669885.

BIOGRAPHIES OF AUTHORS



Sanka Sreelakshmi    was born in 1986 in Andhra Pradesh, received a bachelor's degree in electrical and electronics engineering from JNTUH, Hyderabad, in 2007, and a master's degree in power and industrial drives (PID) from Jawaharlal Nehru Technological University, Anantapur (JNTUA), Anantapuram, in 2011. She is a research scholar at JNTUA. She is currently pursuing a Ph.D. in the area of power electronics and its applications in power systems at JNTUA, Anantapuram, and Andhra Pradesh. Her research interests include power quality, including power electronics, pulse width modulation, and converter topologies. She can be contacted via email at shreelakshmi.yadav@gmail.com.



Machineni Sanjeevappa Sujatha    She was awarded Ph.D. from JNTUA, in the year 2014. She has more than twenty years of teaching and research experience. She published 38 research articles in reputed National and International Journals and Conferences. Her area of expertise includes Wireless Sensors and Wireless Communication for Energy Management & Power Systems, Renewable Energy Sources, and Soft Computing Techniques. She can be contacted at email: sujatha.machineni@gmail.com.



Jammy Ramesh Rahul    received his Bachelor degree in Electrical and Electronics Engineering from GVP College of Engineering, Vizag affiliated to JNTU Kakinada in the year 2010. He completed his M Tech in Power Electronics and Drives from VIT University, Vellore in the year 2012. He completed his PhD in the area of Impedance source based Multilevel Inverters for PV Applications from NIT Warangal in the year 2019. He can be contacted at email: rahuljammy1925@gmail.com.



Tole Sutikno    is currently employed as a lecturer in the Electrical Engineering Department at Universitas Ahmad Dahlan (UAD), which is located in Yogyakarta, Indonesia. In 1999, 2004, and 2016, he graduated with a Bachelor of Engineering from Universitas Diponegoro, a Master of Engineering from Universitas Gadjah Mada, and a Doctor of Philosophy in Electrical Engineering from Universiti Teknologi Malaysia. All three degrees are in the field of electrical engineering. Since the year 2008, he has held the position of Associate Professor at the University of Ahmad Dahlan in Yogyakarta, Indonesia. His research interests include the areas of digital design, industrial applications, industrial electronics, industrial informatics, power electronics, motor drives, renewable energy, FPGA applications, embedded systems, artificial intelligence, intelligent control, digital libraries, and intelligent control. You may contact him by sending an email to tole@te.uad.ac.id.