

Solar PV based seventeen level reduced switch symmetrical multilevel inverter topology fed induction motor

Ujwala Gajula¹, Kalpanadevi Manivannan¹, Nomula Malla Reddy²

¹Department of Electrical Engineering, Faculty of Engineering and Technology, Annamalai University, Annamalai Nagar, India

²Department of Electrical and Electronics Engineering, G. Narayanamma Institute of Technology and Science, Hyderabad, India

Article Info

Article history:

Received Aug 14, 2023

Revised Nov 29, 2023

Accepted Dec 14, 2023

Keywords:

Hybrid pulse width modulation

Multilevel inverters

Power quality

Reduced switch MLI

Renewable energy

ABSTRACT

Multilevel inverters have received a lot of interest in recent years due to their ability to deliver more voltage levels than typical two-level inverters. Because of this property, multilevel inverters can produce output waveforms that closely resemble sinusoidal waveforms, lowering harmonic distortion dramatically. The emergence of reduced switch symmetrical multilevel inverter topologies has developed the curiosity of many different power conversion systems. These new topologies offer numerous advantages, including greater output voltage quality, fewer harmonic distortions, and increased power conversion efficiency. The inclusion of these inverters in the feeding of induction motors is one of their many prominent uses. A 17 levels of multi-level inverter (MLI) topology is presented with reduced switch count and harmonic reduction for power quality improvement. The inverter is fed by isolated equal photovoltaic panels which act as direct current or DC source. To reduce complexity, switching pulses are generated using hybrid pulse width modulation technique which is designed as controller. Through the use of MATLAB/Simulink, the performance assessment of a unique cascaded multilevel inverter-based reduced switch symmetrical inverter feeding an induction motor drive has been verified. The harmonic distortion with reduced switches obtained is 7.47% which is comparatively less than when compared with conventional cascaded H-bridge topology.

This is an open access article under the [CC BY-SA](https://creativecommons.org/licenses/by-sa/4.0/) license.



Corresponding Author:

Ujwala Gajula

Department of Electrical Engineering, Faculty of Engineering and Technology, Annamalai University

Annamalai Nagar, Tamil Nadu, India

Email: gujwala@gmail.com

1. INTRODUCTION

Multi-level inverter (MLI's) has received a lot of interest in recent years due to application potential in electrical and industrial systems, as well as their high efficiency, ease of operation, and lack of electromagnetic interference (EMI). MLIs can also be readily linked to a number of renewable energy sources, such as photovoltaic and wind turbines. Numerous MLI topologies and hybrid pulse width modulation techniques have been proposed since the 1970s [1]–[5]. Furthermore, due to the high voltage requirements and switch stress, the 2-level inverter will only be used for low and medium voltage applications. Multi-level inverter (MLI) was developed to enable DC/AC conversion with significantly higher efficiency and lower total harmonic distortion (THD) in order to overcome these limitations [6]–[8]. Reduced switch MLIs (RSMLI) are a type of MLI that aims to reduce the number of switching devices necessary to generate the multilevel waveform, lowering the circuit's cost and complexity. MLI's with fewer switches do this by employing various approaches to synthesize the multilevel waveform. This is accomplished by the use of several approaches such

as capacitor voltage balancing, the flying capacitor technique, and the diode-clamped technique. Reduced switch MLIs are commonly utilized in high power applications.

A hybrid DC link inverter with reduced power electronic switches and reduced THD is presented in [9], [10]. A cascaded converter based using hybrid cells and H-bridge structure were discussed in [11]. A new symmetric MLI topology with reduced switches were stated in [12], [13]. Novel modulation techniques to improve power quality were presented in [14], [15]. Harmonic analysis of wind driven system and PV system are given in [16], [17]. Authors [18]–[21] various three phase multilevel inverter topologies were presented. Symmetric and asymmetric cascaded H-bridge topology was proposed in [22]. Novel reduced switch topologies were presented in [23]–[25].

In this paper a new configuration is presented with reduced number of switches for solar photovoltaic (SPV) voltage source based 17 levels MLI. The proposed topology utilizes 18 switches which is less when compared to conventional cascaded H-bridge (CHB), neutral point clamped (NPC) and flying capacitor (FC) MLI topology. This generates 17 levels alternating current (AC) output voltage which not only reduces harmonics but also improves the power quality. Table 1 shows the comparison of the proposed topology over conventional for generating 9 levels output voltage.

Table 1. Comparison of the proposed system's switch requirements with those of conventional topologies

	NPC	FC	CHB	Proposed topology
No. of levels	9	9	9	9
Active switches	16	16	16	9
No. of sources	1	1	4	4
No. of diodes	12	--	--	--
DC bus capacitors	4	4	--	--
Balancing capacitors	--	6	--	--

2. PROPOSED REDUCED SWITCH COUNT MLI TOPOLOGY

The block diagram is shown in Figure 1. The proposed reduced switch multilevel inverter topology consists a typical H-bridge is used as a polarity changing unit (PCU) to provide both +ve and -ve voltage levels at the output. The PCU is also in charge of producing a zero-voltage level at the output. This is done by turning on T2 and T4 at the same time for a certain amount of time. The switching states of the switches are listed in Table 2.




Figure 1. Block diagram of PV fed RSMLI fed induction motor

Table 2. 17 levels output voltage switching table

S1	S2	S3	S4	S5	S11	S22	S33	S44	S55	T1	T2	T3	T4	P1	P2	P3	P4	V0
0	0	0	0	1	0	0	0	0	0	1	1	0	0	1	0	1	0	+ V _{dc}
0	0	1	1	0	0	0	0	0	0	1	1	0	0	1	0	1	0	+ 2 V _{dc}
0	1	0	1	0	0	0	0	0	0	1	1	0	0	1	0	1	0	+ 3 V _{dc}
1	0	0	1	0	0	0	0	0	0	1	1	0	0	1	0	1	0	+ 4 V _{dc}
1	0	0	1	0	0	0	1	0	1	1	1	0	0	1	1	0	0	+ 5 V _{dc}
1	0	0	1	0	0	1	0	0	1	1	1	0	0	1	1	0	0	+ 6 V _{dc}
1	0	0	1	0	1	0	0	0	1	1	1	0	0	1	1	0	0	+ 7 V _{dc}
1	0	0	1	0	1	0	0	1	0	1	1	0	0	1	1	0	0	+ 8 V _{dc}
0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	0
0	0	0	0	1	0	0	0	0	0	0	0	1	1	0	1	0	1	- V _{dc}
0	0	1	1	0	0	0	0	0	0	0	0	1	1	0	0	1	0	- 2 V _{dc}
0	1	0	1	0	0	0	0	0	0	0	0	1	1	0	1	0	1	- 3 V _{dc}
1	0	0	1	0	0	0	0	0	0	0	0	1	1	0	1	0	1	- 4 V _{dc}
1	0	0	1	0	0	0	1	0	1	0	0	1	1	0	0	1	1	- 5 V _{dc}
1	0	0	1	0	0	1	0	0	1	0	0	1	1	0	0	1	1	- 6 V _{dc}
1	0	0	1	0	1	0	0	0	1	0	0	1	1	0	0	1	1	- 7 V _{dc}
1	0	0	1	0	1	0	0	1	0	0	0	1	1	0	0	1	1	- 8 V _{dc}

For symmetrical arrangement, the suggested MLI is taken into consideration. The magnitude of the DC voltage sources connected determines the number of output voltage levels. The magnitude of each DC source is chosen as volts direct current or V_{dc} in this mode and is taken from PV source which is shown in Figure 2.




Figure 2. Block diagram of PV fed reduced switch MLI fed induction motor

3. PHOTOVOLTAIC SYSTEM

Photovoltaic (PV) systems have garnered significant attention due to their myriad advantages. These benefits encompass convenient allocation, extended lifespan, absence of noise pollution, swift installation, enhanced component portability and capability to generate power meeting peak load demands. As a result, PV systems find application across a broad spectrum of industrial uses. These include solar powered hybrid vehicles, battery charging setups, solar powered water pump, and more. Here a boost converter steps up the voltage that is obtained from PV which is shown in Figure 3. Perturb and observe is used to produce pulses for the boost converter. In Figure 4, the voltage and current characteristics, along with the voltage and power of PV1 are showcased. Figure 5 gives the output voltage of boost converter and it is found out to be 110 V.




Figure 3. PV integration with boost converter




Figure 4. IV and PV characteristics of the system




Figure 5. Output voltage of PV and boost converter

4. SIMULATION RESULTS

With a 10 ohm and 100 mH RL load, simulation is used to evaluate the performance of the proposed topology. The recommended topology is designed to work as 17 level single-phase and three-phase inverters. Figure 6 displays the simulation results for the proposed decreased switch count MLI architecture phase

voltage. In the suggested design, pulse-width modulated (PWM) pulses are produced using the multicarrier pulse width modulation (MCPWM) switching method with a carrier frequency of 1 kHz in order to achieve a 17 level output voltage. Figure 7 shows the %THD of the suggested decreased switch count MLI architecture for 17 levels. The %THD for various amplitude modulation indices is shown in Table 3.




Figure 6. Output phase voltage waveform of the proposed topology




Figure 7. % THD for 17 levels output voltage of the proposed topology

Table 3. Output RMS voltage and % THD for various amplitude modulation index (m_a)

m_a	V_{rms} (v)	%THD
1	506.3	7.47
0.9	505.2	7.99
0.8	482.6	9.41
0.7	460	12.11

The PWM generating strategy employed in the simulation investigation is shown in Figure 8. The PWM generating strategy is detailed for a single 17 level inverter that uses a third harmonic single modulating waveform with 16-saturated triangle carrier waveforms. To create the basic PWM pulses, the sine wave and every triangle component are evaluated and logically XORed. The switches in the suggested architecture are then given these base PWM pulses, which are used to synthesize each level of the output voltage. Figures 9(a) and 9(b) gives the electromagnetic torque speed of the induction motor. Figures 9(c) and 9(d) gives the main winding and auxiliary winding currents of the induction motor load.




Figure 8. Phase disposition PWM with modified carrier




Figure 9. Simulation results of RSMLI fed induction motor drive: (a) torque, (b) rotor speed, (c) main winding current, and (d) auxiliary winding current

5. CONCLUSION

To support high-power applications at medium voltage, a unique architecture has been developed. The MLI's revolutionary design makes use of four sources of DC from PV. The reduction of the overall power components required for greater voltage levels and lesser THD is the major goal of this work. The THD obtained for the proposed topology is 7.47% whereas for cascaded H-bridge the total THD obtained is 9.10% with more number of switches. Along with the flow path, the operational modes necessary to produce seventeen tiers are thoroughly detailed.

REFERENCES

- [1] M. Samy, M. Mokhtar, N. H. Saad, and A. A. El-Sattar, "Modified hybrid PWM technique for cascaded MLI and cascaded MLI application for DTC drive," *International Journal of Power Electronics and Drive Systems*, vol. 13, no. 1, pp. 47–57, 2022, doi: 10.11591/ijpeds.v13.i1.pp47-57.
- [2] A. Prayag and S. Bodkhe, "A comparative analysis of classical three phase multilevel (five level) inverter topologies," in *1st IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems, ICPEICES 2016*, 2017, doi: 10.1109/ICPEICES.2016.7853567.
- [3] R. K. Antar, T. A. Hussein, and A. M. Abdullah, "Design and implementation of reduced number of switches for new multilevel inverter topology without zero-level state," *International Journal of Power Electronics and Drive Systems*, vol. 13, no. 1, pp. 401–410, 2022, doi: 10.11591/ijpeds.v13.i1.pp401-410.
- [4] S. Maurya, D. Mishra, K. Singh, A. K. Mishra, and Y. Pandey, "An Efficient Technique to reduce Total Harmonics Distortion in Cascaded H- Bridge Multilevel Inverter," *Proceedings of 2019 3rd IEEE International Conference on Electrical, Computer and Communication Technologies, ICECCT 2019*, 2019, doi: 10.1109/ICECCT.2019.8869424.
- [5] A. Kahwa, H. Obara, and Y. Fujimoto, "Design of 5-level reduced switches count H-bridge multilevel inverter," *Proceedings - 2018 IEEE 15th International Workshop on Advanced Motion Control, AMC 2018*, pp. 41–46, 2018, doi: 10.1109/AMC.2018.8371060.
- [6] A. K. Koshti and M. N. Rao, "A brief review on multilevel inverter topologies," *2017 International Conference on Data Management, Analytics and Innovation, ICDMAI 2017*, pp. 187–193, 2017, doi: 10.1109/ICDMAI.2017.8073508.
- [7] G. D. Prasad, V. Jegathesan, and P. V. V Rama Rao, "Hybrid multilevel DC link inverter with reduced power electronic switches," *Energy Procedia*, vol. 117, pp. 626–634, 2017, doi: 10.1016/j.egypro.2017.05.162.
- [8] S. S. A. Dangeti, C. K. P. Sekharamanthy, V. K. Bayanti, B. A. Raju Ch, K. V. S. R. Murthy, and A. Tirupathi, "A cascaded converter using hybrid cells and h-bridge structure," *Bulletin of Electrical Engineering and Informatics*, vol. 10, no. 6, pp. 2972–2979, 2021, doi: 10.11591/eei.v10i6.2783.
- [9] K. M. Abdulhassan and O. Y. K. Al-Atbee, "Improved modified a multi-level inverter with a minimum total harmonic distortion," *Bulletin of Electrical Engineering and Informatics*, vol. 11, no. 2, pp. 672–680, 2022, doi: 10.11591/eei.v11i2.3466.
- [10] M. A. Hutabarat, S. Hasan, A. H. Rambe, and Suherman, "Design and simulation hybrid filter for 17 level multilevel inverter," *Bulletin of Electrical Engineering and Informatics*, vol. 9, no. 3, pp. 886–897, 2020, doi: 10.11591/eei.v9i3.890.
- [11] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A survey on cascaded multilevel inverters," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2197–2206, 2010, doi: 10.1109/TIE.2009.2030767.
- [12] S. Umashankar, T. S. Sreedevi, V. G. Nithya, and D. Vijayakumar, "A New 7-Level Symmetric Multilevel Inverter with Minimum Number of Switches," *ISRN Electronics*, vol. 2013, pp. 1–8, 2013, doi: 10.1155/2013/476876.
- [13] M. H. Mandol, S. P. Biswas, T. K. Roy, M. K. Hosain, and M. F. Kibria, "A Novel Modulation Scheme to Improve the Injected Power Quality for Modular Multilevel Medium Voltage Grid-Tied Power Converters," *2nd International Conference on Electrical, Computer and Communication Engineering, ECCE 2019*, 2019, doi: 10.1109/ECACE.2019.8679198.
- [14] S. D. Ravanan, E. Arivukannu, S. P. Thankappan, and R. Muthiah, "Harmonic performance analysis of a wind driven micro grid inverter," *International Journal of Ambient Energy*, vol. 43, no. 1, pp. 3497–3506, 2022, doi: 10.1080/01430750.2020.1839547.
- [15] H. P. Vemuganti, D. Sreenivasarao, S. K. Ganjikunta, H. M. Suryawanshi, and H. Abu-Rub, "A survey on reduced switch count multilevel inverters," *IEEE Open Journal of the Industrial Electronics Society*, vol. 2, pp. 80–111, 2021, doi: 10.1109/OJIES.2021.3050214.
- [16] M. M. Hasan, A. Abu-Siada, and M. S. A. Dahidah, "A three-phase symmetrical DC-Link multilevel inverter with reduced number of DC Sources," *IEEE Transactions on Power Electronics*, vol. 33, no. 10, pp. 8331–8340, 2018, doi: 10.1109/TPEL.2017.2780849.
- [17] A. Hota, S. Jain, and V. Agarwal, "An Improved Three-Phase Five-Level Inverter Topology with Reduced Number of Switching Power Devices," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 4, pp. 3296–3305, 2018, doi: 10.1109/TIE.2017.2758722.
- [18] T. Qanbari and B. Tousi, "Single-Source Three-Phase Multilevel Inverter Assembled by Three-Phase Two-Level Inverter and Two Single-Phase Cascaded H-Bridge Inverters," *IEEE Transactions on Power Electronics*, vol. 36, no. 5, pp. 5204–5212, 2021, doi: 10.1109/TPEL.2020.3029870.
- [19] C. Dhananjayulu, P. Kaliannan, S. Padmanaban, P. K. Maroti, and J. B. Holm-Nielsen, "A New Three-Phase Multi-Level Asymmetrical Inverter with Optimum Hardware Components," *IEEE Access*, vol. 8, pp. 212515–212528, 2020, doi: 10.1109/ACCESS.2020.3039831.
- [20] G. Chitrakala, N. Stalin, and V. Mohan, "A Segmented Ladder-Structured Multilevel Inverter for Switch Count Remission and Dual-Mode Savvy," *Journal of Circuits, Systems and Computers*, vol. 27, no. 14, 2018, doi: 10.1142/S0218126618502237.
- [21] K. K. Gupta and S. Jain, "A novel multilevel inverter based on switched dc sources," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 7, pp. 3269–3278, 2014, doi: 10.1109/TIE.2013.2282606.
- [22] M. T. Khosroshahi, "Crisscross cascade multilevel inverter with reduction in number of components," *IET Power Electronics*, vol. 7, no. 12, pp. 2914–2924, 2014, doi: 10.1049/iet-pel.2013.0541.
- [23] A. Mokhberdorran and A. Ajami, "Symmetric and asymmetric design and implementation of new cascaded multilevel inverter topology," *IEEE Transactions on Power Electronics*, vol. 29, no. 12, pp. 6712–6724, 2014, doi: 10.1109/TPEL.2014.2302873.
- [24] E. Babaei, S. Laali, and S. Alilu, "Cascaded multilevel inverter with series connection of novel H-bridge basic units," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 12, pp. 6664–6671, 2014, doi: 10.1109/TIE.2014.2316264.
- [25] D. A. Ruiz-Caballero, R. M. Ramos-Astudillo, S. A. Mussa, and M. L. Heldwein, "Symmetrical hybrid multilevel DCAC converters with reduced number of insulated DC supplies," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2307–2314, 2010, doi: 10.1109/TIE.2009.2036636.

BIOGRAPHIES OF AUTHORS

Ujwala Gajula     obtained her bachelor's degree in electrical and electronics engineering from JNTUH in 2008, followed by a master's degree in power electronics and electric drives from JNTUH in 2010. Currently, she is pursuing a part-time Ph.D. at Annamalai University, Chidambaram. She holds memberships in IEEE, IEI, and ISTE. Her primary research interests encompass power quality and renewable energy sources. She can be contacted at email: gjujwala@gmail.com.



Kalpanadevi Manivannan     serves as an assistant professor at Annamalai University, Annamalai Nagar, India. She attained her B.E. in Electrical and Electronics Engineering from Annamalai University in 2001. In November 2002, she successfully acquired her M.E. degree in power system from the same institution. Furthermore, her academic journey led her to earn a Ph.D. in electrical engineering from Annamalai University in 2016. Her research pursuits revolve around several domains including power system state estimation, power quality analysis, renewable energy sources, and embedded systems. She can be contacted at email: sharikka09@yahoo.com.



Nomula Malla Reddy     holds the position of professor and dean admissions and hostel at G. Narayanamma Institute of Technology and Science (for women) located in Shaikpet, Hyderabad. He accomplished his B. Tech degree from SV University, Tirupati in 1998. His educational journey continued with an M. Tech. degree from JNTU-Hyderabad in 2005 and Ph.D., specializing in power system operation and control, from JNTU-Hyderabad in 2015. With more than 21 years of teaching experience, he has garnered extensive expertise. His contributions extend beyond teaching, as he has authored technical papers featured in both national and international conference proceedings/journals. An active member of IEEE and ISTE, he was honored with the best teacher award for the year 2008 at GNITS. His diverse areas of expertise encompass power electronics, power systems, AC and DC drives, power quality, renewable energy sources, and electric vehicles. He can be contacted at email: nomula.nomula@gmail.com.