

## Unlocking the potential of multilevel inverters: a comprehensive review

Shaik Abdul Khadar<sup>1</sup>, Y. Mohamed Shuaib<sup>1</sup>, Vadivel Kubendran<sup>2</sup>, Veerasamy Bharanigha<sup>1</sup>

<sup>1</sup>Department of Electrical and Electronics Engineering, B.S. Abdur Rahman Crescent Institute of Science and Technology, Chennai, India

<sup>2</sup>Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, Chennai, India

### Article Info

#### Article history:

Received Mar 15, 2024

Revised Feb 8, 2025

Accepted Mar 1, 2025

#### Keywords:

Converter

MPPT

Multilevel inverter

PV system

PWM techniques

### ABSTRACT

The energy usage of the electricity system increased dramatically during the last few years as a result of the rise in consumers and businesses. It resulted in large-scale traditional energy generation, causing an increase in global emissions. As a result, the perforation of sources that are renewable inside electrical networks has greatly grown. Solar power systems (PS) have grown into the most prominent sources because of their tremendous potential; hence, global installed solar power capability has expanded beyond more than 635 gigawatts (GW), representing about 2% of the world's energy consumption. Multilevel inverters (MLI) are now on top of two-level inverters due to their ability to deliver diminished electromagnetic interference (EMI) and elevated capability. This study examines MLIs in terms of categorization, development, and problems, as well as practical advice for use in renewable energy systems (RES). This review also emphasizes the significance and development of an improved multilevel inverter. In summary, this study focuses on the usage of multilayer inverters in PV systems to stimulate and assist society in developing efficient, cost-effective inverters with integrated capacities of those converters described in the survey.

*This is an open access article under the [CC BY-SA](#) license.*



### Corresponding Author:

Y. Mohamed Shuaib

Department of Electrical and Electronics Engineering

B.S. Abdur Rahman Crescent Institute of Science and Technology

Chennai, Tamil Nadu, India

Email: mdshuaiby@crescent.education

## 1. INTRODUCTION

Enormous high demand for power worldwide has resulted in excessive use of fossil fuels, severely impacting large emissions of polluted gas. Resulting from this, there has been a substantial focus on the advancement of sustainable energy sources, as they offer an efficient means of generating electricity while causing minimal harm to the environment [1]. Renewable energy sources (RES) include solar power, wind energy [2] geothermal energy and others. Despite availability, solar power worldwide production remains minimal [3]. Despite the substantial advances in PV systems, numerous challenges persist, notably high costs of capital, intermittency, and dependability, as well as solar technologies' moderate conversion efficiency [4]-[6].

Several research studies have been conducted on problems to enhance reliability, efficiency, and profitability [7]-[9]. Photovoltaic is used in the conversion from the sun into electrical power. The important components required for a PV system are shown in Figure 1. Nonetheless, further research is being conducted to better integrate RES into the electricity system. Due to their elevated voltage demands, inefficient operations, and elevated temperature, two-level converters were commonly utilized by low-level enterprises. Consequently, a rated capacity grid-tied solar system often incorporates multiple converters [10].




Figure 1. PV components and ML topologies: (a) block diagram of PV system components and (b) machine learning types categorized by topology

Multilevel inverter (MLI) started from three levels to different levels and progressing more. Currently, MLI trends are mostly concentrating on decreasing the number of switches, drivers, quality, and making the system reliable. Hence, a pivotal focus within the realm of multilevel inverters revolves around minimizing device count while maintaining the output voltage at a consistent level. Numerous innovative technologies surfaced in recent times, intending to decrease components within multilevel inverters [11]-[14]. The reduction in devices within MLI achieves harmonics mitigation in the output voltage pattern through the adjustment of the level, thereby necessitating fewer required related components [15]-[20]. These innovative topologies facilitate efficient device utilization and streamline whole system configuration when compared to traditional approaches. Recent research has introduced several such topologies aimed at diminishing device counts within multilevel inverters, and the forthcoming sections delve into contemporary studies illuminating current trends in the multilevel inverter era.

Siddique *et al.* [21] introduced an innovative single-phase configuration characterized by a decreased number of devices and DC sources for accomplishing a greater voltage level. Furthermore, they put forward three distinct algorithms tailored for a cascaded connection. They successfully generated an impressive 71 voltage levels at the output. Bana *et al.*, as per their work [22], conducted an extensive study on reduced device count multilevel inverters (RDC MLI) and the latest configurations pertinent to RE systems and applications related to drives. In an independent investigation, Kanaujia and Kumar [23] introduced a specialized topology for open-end winding induction motor (OEWIM) drive applications. This inventive design integrated a hybrid flying capacitor (FC) setup that supported one terminal of the OEWIM, while the other terminal incorporated a three-level-cascaded H-bridge inverter. This configuration employed a three-level FC cascaded arrangement to establish a capacitor-fed H-bridge. Furthermore, a pragmatic solution for a nine-level active neutral point clamped switched capacitor MLI with enhanced capacitor charging current management was outlined by Pal *et al.* [24]. Elias *et al.* [25] suggested a hybrid MLI that relies on a series connection of half-bridge and full-bridge configuration components to produce multiple voltage levels coupled with a T-type inverter. This configuration successfully produced 11 levels, although it involved a higher component count, which raised concerns about economic feasibility.

Numerous review articles have also explored the realm of multilevel inverters. Gupta *et al.* [26] provided a thorough analysis of RDC MLIs, emphasizing their quantitative and qualitative attributes. Single DC sourced MLI (SDCS MLI), known for efficiency and compactness, was discussed in detail. Singh *et al.* [27] conducted a review specifically focused on transformer-oriented SDCS MLI. Furthermore, several studies have delved into the applications of multilevel inverters in diverse fields [28]-[31]. Notably, Latran and Teke [32] scrutinized papers relating to grid-tied inverters, while Kala and Arora [33] performed a comprehensive review concerning hybrid MLI tailored for grid-tied usages. The comprehensive analysis consolidates a wealth of information on multilevel inverters, offering valuable insights into their various applications and configurations. Different MPPT controllers were discussed in the literature. They rely on a variety of factors, including tracking methodologies, modernism, and sensor implementation. MPPT approaches are broadly classed as standard, advanced, and hybrid. These standard approaches are typically easy, but they cannot distinguish between local and global peaks during PS, which is one of the root causes of poor efficacy. Because of their improved efficiency, they necessitate enhanced tracking systems. Due to the multiple constraints connected with the employment of conventional and modern techniques alone, studies have recommended hybrid approaches with a mix of both to address the issues. By, selecting the

optimum MPPT approach remains a challenge. As a result, additional Exploratory investigations are underway in the field of MPPT approaches to develop a model, improved with less cost, installation, efficiency, and adaptation to diverse PV systems.

This article is structured as follows: i) Section 2 says about the classification in MLIs, along with an explanation of their design and operational principles, as well as a comparison of their advantages and drawbacks; ii) Section 3 analyzes an enhanced version of MLI, offering a rationale for its preference over alternatives; iii) Section 4 provides a summary of MLIs implemented in renewable energy setups; iv) Moving to Section 5, attention shifts to solar energy setups and their characteristics, followed by an in-depth depiction of employed MPPT techniques; v) Section 6 also delves into the application of multilayer inverters in photovoltaic systems; and vi) Section 7 addresses the challenges encountered in the study and potential areas for future exploration, culminating in a summary of the findings.

## 2. MULTILEVEL INVERTER (MLIS)

The term “Multilevel” refers to the development of multiple levels in output voltages, which serves to reduce the need for filtering components, minimize electrical strain on the switching devices caused by voltage, and thus improve the overall harmonic profile. Three categories of multilevel inverters exist, and different types were shown in Figure 2: i) cascaded H-bridge MLI, ii) flying capacitor MLI, and iii) diode-clamped MLI.

Among types, a cascaded multilevel inverter is often preferred due to its simplicity in design and operational adaptability. Achieving multiple levels can be accomplished in two ways. One approach involves increasing the count of DC inputs, switches; the latter approach involves a reduced switching device topology by using appropriate pulse width modulation (PWM) techniques. Many multilayer converter topologies were created as a result. A multilayer converter delivers large power ratings while simultaneously allowing the use of RES. The emergence of the three-level converter resulted in the word “multilevel”. Over the past few years, several MLI topologies have been presented. Moreover, the literature has documented three significant MLI architectures. Additionally, several modulation schemes have evolved to enhance their performance.




Figure 2. 5-levels topology for (a) CHB MLI, (b) FCMLI topology, and (c) DC MLI

### 2.1. Cascaded H-bridge MLI (CHB MLI)

A notable benefit of this multilevel topology arrangement is its reduced component count in comparison to DC and FC inverters. This results in decreased expenses and a lighter inverter weight. The circuit topology of a 5-level circuit is shown in Figure 2(a). If ‘m’ denotes the number of devices in 1 $\phi$  symmetrical CHB, and n denotes the output level, and  $V_o$  denotes the voltage at the output, can be calculated by (1) and (2) respectively. Similarly, levels in an asymmetrical CHB are determined through binary, trinary factors. The (3) outlines levels, and (4) states peak voltage for binary operation. Similarly, (5) and (6) express the output voltage for trinary operation. For the binary factor of 2 in the GP, determining the number of voltage levels at the CHB multilevel output is achieved via (3), where ‘n’ signifies the levels and ‘m’ signifies the sources. For a symmetrical CHB, there are (1) and (2).

$$n = (2 \times m) + 1 \quad (1)$$

$$V_0 = m \times V_{dc} \quad (2)$$

For asymmetrical CHB, the equations are (3) and (4).

$$n = 2^{m+1} - 1 \quad (3)$$

$$V_0 = (2^m - 1) \times V_{dc} \quad (4)$$

For ternary CHB, the equations are (5) and (6).

$$n = 3^m \quad (5)$$

$$V_0 = \frac{(3^m - 1)V_{dc}}{2} \quad (6)$$

$$S = 2 \times (k - 1) \quad (7)$$

As the number of sources increases, the number of levels rises exponentially, with the symmetric configuration showing the slowest growth. The asymmetric (binary) configuration exhibits a more rapid increase in the number of levels compared to the symmetric configuration. The asymmetric (ternary) configuration shows the steepest growth, achieving the highest number of levels for each number of sources. This indicates that asymmetric configurations, especially the ternary one, significantly enhance the number of levels compared to the symmetric configuration, highlighting their potential for applications requiring a higher resolution of levels.

## 2.2. Flying capacitor MLI (FC MLI)

The primary advantage of this architecture lies in its utilization of multiple capacitors, despite potentially elevating manufacturing complexity and costs. Nevertheless, a notable drawback involves the intricate control of reactive and active power. In a single-phase FC MLI with 'n' levels, the count of needed switching components, equilibrating capacitors ( $C_b$ ), and DC link capacitors is determined utilizing (8)-(10). The circuit diagram is shown in Figure 2(b) for the FC MLI of 5 levels.

This inverter lessens fluctuations within the output voltage pattern, thus eliminating the need for a filter. Moreover, these converters could take both powers of active and reactive powers. Moreover, the cost of FC MLI rises with greater levels due to heightened capacitor prerequisites.

$$S = 2 \times (N - 1) \quad (8)$$

$$C_b = \frac{(n-1)(n-2)}{2} \quad (9)$$

$$C_{dc} = (n - 1) \quad (10)$$

## 2.3. Diode clamped MLI (DC MLI)

In 1981, Nabae *et al.* [34] diode-clamped type MLI boasts minimal leakage current, heightened efficiency, and straightforward construction. It incorporates switching components, diodes, and capacitors. Figure 2(c) illustrates a 5-level DC-MLI. For an n-level, the switch components S, link capacitors ( $C_{dc}$ ), and clamping diodes ( $C_d$ ) were represented in (11), (12), and (13), respectively. The capacitor voltage is uniform and follows (14). This type of MLI necessitates high clamping diodes with the rise in levels. The voltage on the line encompasses  $2(n - 1)$  tiers.

$$S = 2 \times (n - 1) \quad (11)$$

$$C_d = (n - 1) \times (n - 2) \quad (12)$$

$$C_{dc} = (n - 1) \quad (13)$$

$$V_c = \frac{V_{dc}}{n-1} \quad (14)$$

To achieve a positive  $V_{out}$  in the diode capacitor multilevel inverter (DCMLI), switches  $S_1$ ,  $S_2$  are activated, whereas polarity  $V_{out}$  is achieved by activating switches  $S_3$  and  $S_4$ . To generate a zero level  $S_1$  and  $S_3$  or  $S_2$  and  $S_4$  were switched on. DCMLI offers greater versatility in voltage synthesis compared to the flying clamped multilevel inverter (FCMLI). In cases where a challenge with voltage balance is tackled through selecting the appropriate switching combination [35]. One of the advantages of the FCMLI topology is the utilization of multiple capacitors, although it can augment the intricacy and expenses associated with manufacturing. The comparative analysis of traditional topologies is presented in Tables 1 and 2, with 'n' representing the inverter level count. A comparison of component requirements for five-level topologies is depicted in Figure 3.

Table 1. Pros and cons of classical MLI

| Type    | Pros   | Cons  |
|---------|--|---|
| DC-MLI  | <ul style="list-style-type: none"> <li>Capacitors have the potential to be pre-charged collectively.</li> <li>The control approach is straightforward.</li> <li>Requires fewer DC sources.</li> <li>Applicable in fault-tolerant scenarios.</li> </ul> | <ul style="list-style-type: none"> <li>The balancing circuit's complexity.</li> <li>The uneven distribution between inner and outer switches.</li> <li>With each increment in levels, the count of clamping diodes expands.</li> </ul>  |
| FC-MLI  | <ul style="list-style-type: none"> <li>Reduces the number of DC sources necessary.</li> <li>There is no requirement for harmonic reduction filters.</li> </ul>   | <ul style="list-style-type: none"> <li>The voltage balancing circuit's complexity.</li> <li>For high levels, multiple capacitors are required.</li> <li>For genuine power transfer, high losses and switching frequency are required.</li> <li>Expensive installation.</li> </ul> |
| CHB-MLI | <ul style="list-style-type: none"> <li>Structure is modular and straightforward.</li> <li>Asymmetric source configurations are possible.</li> <li>It is possible to accomplish this as a single DC source configuration.</li> </ul>                    | <ul style="list-style-type: none"> <li>There are fewer output voltage levels.</li> <li>More gate driver circuits are required.</li> <li>To boost the output voltage, numerous DC sources are required.</li> </ul>   |

Table 2. Comparative table of conventional MLIs

| Sr. No. | Implementation factors | CHB   | NPC          | FC                     |
|---------|------------------------|---|--------------|------------------------|
| 1       | Switches               | $2(n-1)$  | $2(n-1)$     | $2(n-1)$               |
| 2       | Input source           | 2   | 1            | 1                      |
| 3       | Voltage level          | (Symmetrical) $n-1$<br>(Binary) $n = (2 \times m) + 1$<br>(Trinary) $n = 2^{(m+1)} - 1$ | $2(n-1)$     | $2(n-1)$               |
| 4       | Diode                  | 0   | $(n-1)(n-2)$ | 0                      |
| 5       | Capacitors             | $n-1$   | $(n-1)$      | $(n-1)$                |
| 6       | FD                     | $\frac{2}{(n-1)^2}$   | $(n-1)^2$    | $(n-1)^2$              |
| 7       | Balancing capacitor    | 0   | 0            | $\frac{(n-1)(n-2)}{2}$ |
| 8       | Carrier waves          | $(n-1)$   | $(n-1)$      | $(n-1)$                |




Figure 3. Component chart for conventional MLIs

### 3. MODIFIED MULTILEVEL INVERTERS

A modified multilevel inverter was devised through the modification of MLI configurations with fewer power devices. The advantages of these systems include cost effectiveness, a decreased count of components, and reduced space requirements as a result of the lower number of switched MLIs. Multilevel inverters with

fewer devices effectively eliminated harmonics by adjusting the level count using fewer device components [36]-[38] other and related elements. These configurations demand DC sources in single or multiple forms in order to generate multilevel voltage. This encompasses both symmetric and asymmetric setups. For symmetric topology, sources possess identical magnitudes, while the latter one exhibits varying magnitudes. In practice, discrepancies in DC source magnitudes within symmetric topologies can arise due to shading impacts on PV panels or divergent battery charge states. Battery balancing systems effectively address these challenges. Numerous recently devised configurations employing fewer components were classified and shown in Figure 4, which provides an encompassing overview of the most recent developments in these topologies.




Figure 4. Modified MLI types

### 3.1. Cascaded type bridge MLI (CHB-MLI)

Considering these factors, this topology was chosen due to fewer device requirements compared with other MLI designs. To achieve 5-level output for 1- $\phi$  utilization, a modification was made to the design of cascade MLI, resulting in fewer switching components compared to the traditional design, which typically requires eight switches. This is illustrated in Figure 5.

Additionally, the system is complemented by the inclusion of filters at the end, which further reduces total harmonic distortion (THD). In this particular scenario, [39] 5-level topology is selected due to its reduced circuit structure and lower total harmonic distortion. The overall topologies of MLI are illustrated in Figure 5(a) represents the modified version implemented in this study. MLIs are known for their modularity and ease of design. The multilevel architecture offers the advantage of distributing the stress evenly across individual components, enabling increased voltages without necessitating high-rated devices. Therefore, MLIs' potential has to be utilized in 10 kV-rated DC-link voltage inverters. Additionally, in that context has been a noteworthy reduction in incurring switching losses. Furthermore, a five-level inverter can reduce overall rated load losses by 60%. Moreover, employing to increase the quantity of inverter level results in reducing output (THD), thereby enhancing signal quality [39].

### 3.2. Bidirectional switch multilevel inverter

This configuration was established either with or without [40] polarity changer. A polarity changer equipped configuration employs both bidirectional and unidirectional switching components. Conversely, the polarity changer topology exclusively utilizes bidirectional Switches. This type of MLI was discussed in [41]. It consists of 4 bidirectional switches and a DC source producing 3 3-step quasi waveforms. An increment in the DC source level of output can be elevated. The 13-level asymmetrical bidirectional switch MLI is shown in Figure 5(b) [42]. Ebrahimi *et al.* [43] introduced a configuration type multilevel module (MLM), Figure 5(c) using bidirectional switches and DC sources to produce positive polarity. An H-bridge polarity generator produces alternating polarity.

In topology studied in are transistor clamped MLI which combines both bidirectional and unidirectional. Where bidirectional ( $S_1$ ,  $S_2$ ,  $S_3$ ) produce levels while unidirectional devices ( $Q_1$ ,  $Q_2$ ,  $Q_3$ ,  $Q_4$ ) handle polarity. Fewer devices are needed in this type. Figure 5(d) depicts a TC multilevel; the connection of insulated gate bipolar transistors defines it as such. Unidirectional transistors ( $Q_1$ ,  $Q_2$ ,  $Q_3$ ,  $Q_4$ ) act as a polarity changer.




Figure 5. The illustration of (a) 5-level topology CHB conversion circuit, (b) asymmetric bidirectional switch MLI, (c) multilevel module multilevel inverter, and (d) 5-level TC MLI

### 3.3. Switched sources type MLI

The switched capacitor configurations yield a greater number of output voltage stages utilizing numerous capacitors and switching components, albeit necessitating fewer symmetrical and asymmetrical DC sources. This Topology was introduced by Gupta and Jain [44] in a series-connected form of switch sources in also known as the series connected switched source (SCSS). It negates the necessity of a two-level full-bridge VSI to reverse polarity. The foundational module comprises a solitary DC input and 2 unidirectional switches in Figure 6(a) illustrates this setup. Figure 6(b) introduced an innovative switched-series-parallel-sources (SSPS) topology that includes an H bridge; the incorporation of an LC filter in this topology further minimizes harmonic distortion. The SCSS configuration of 5 levels necessitates 6 switches, while a classical type CHB needs 8 devices. Consequently, SCSS topology achieves output voltage synthesis with fewer components compared to CHB.

The hybrid-switched capacitor multilevel inverter (HSCMLI) features switched capacitors, as illustrated in Figure 6(c). HSCMLI integrates a switched capacitor module, a bidirectional switched MLI, and an H-bridge. This configuration facilitates bidirectional power transmission, making it highly suitable for applications like motor drives, especially in regenerative braking scenarios. To streamline the SCMLI structure further, certain active switches are substituted with diodes, particularly in applications like grid tie inverters for RE facilities.

Foti *et al.* [45] presented a novel double T-type 13-level inverter topology, which sets itself apart by requiring fewer components compared to conventional multilevel inverter types and 13-level inverters with reduced switch counts. Notably, this topology eliminates the need for additional circuits. Utilizing the nearest level modulation technique, this innovative configuration demonstrates excellent performance and confirms its effectiveness, validating its practical utility in various applications.

Kubendran and Shuhaib [46] introduce a double capacitor double diode double switch (DCDDDS) Figure 7(a) MLI designed to generate both positive and negative voltage utilizing a polarity changing circuit. They explore various algorithms for the determination of magnitude sources, allowing for increased levels with fewer switching devices. This circuit eliminates the requirement for additional power switches and has been validated through real-time testing and simulation.

Marangalu *et al.* [47] proposed a system integrating a modified switched-capacitor (SC) based MLI with a DC-DC flyback converter; this configuration enables the fine-tuning of DC-link capacitor voltages, ensuring their alignment at the same levels. This design effectively resolves a prominent concern linked with switched capacitors, which is the occurrence of inrush currents during capacitor charging. It achieves this by including a circuit module consisting of an inductor and a parallel power diode in the path of capacitive charging current.

Islam *et al.* [48] propose a 7-level switched-capacitor-based multilevel inverter (SC-MLI), Figure 7(b) to overcome the limitations of existing topologies. The proposed converter reduces the voltage stresses on switches and the overall switch count, making it suitable for high-power applications. It also includes a soft switching circuit to reduce spikes. This topology eliminates the need for an auxiliary diode and further reduces losses. Deepak Singh [49] presents a multisource multilevel inverter (MSMLI) tailored for HFAC applications. This achieves a remarkable reduction in the devices, resulting in reduced filtering requirements. The topology comprises a switched-capacitor (SC) frontend DC-DC converter and a polarity generator, ensuring self-balancing voltage across SC. Two modulation methods are utilized for waveform generation, and the proposed topology exhibits independence from load power factor (PF) and modulation method, validated through PLECS simulation and thermal analysis. Refer to Tables 3 and 4 for comparative analysis of SC based MLIs as shown in Figure 8 [50]-[58].




Figure 6. Reduced MLI topologies: (a) five-level SCSS MLI, (b) SSPS DC source MLI, and (c) hybrid switched capacitor MLI




Figure 7. Multilevel inverter topologies: (a) DCDDDS multilevel inverter and (b) 7-level SC-MLI

Table 3. Comparative analysis of SC-based inverter topologies

| Reference | Source | Level | Switch | Diode | Capacitor | THD  |
|-----------|--------|-------|--------|-------|-----------|------|
| [50]      | 1      | 9     | 11     | 1     | 2         | 1.44 |
| [51]      | 4      | 15    | 15     | 6     | 3         | 4.1  |
| [52]      | 1      | 13    | 13     | 13    | 5         | 2.5  |
| [53]      | 4      | 17    | 16     | 0     | 4         | 4    |
| [54]      | 1      | 13    | 15     | 0     | 3         | 9.7  |
| [55]      | 1      | 13    | 13     | 3     | 4         | 9.2  |
| [56]      | 1      | 17    | 16     | 2     | 4         | 6.96 |
| [57]      | 2      | 13    | 12     | 3     | 3         | 5.39 |
| [58]      | 2      | 17    | 12     | 3     | 4         | 3    |

Table 4. Comparison of the symmetric SDMLI topologies

| Parameter              | [58]              | [59]         | [60]          | [61]         | [62]              | [63]                                |
|------------------------|-------------------|--------------|---------------|--------------|-------------------|-------------------------------------|
| Voltage level          | $4n + 3$          | $4n + 1$     | $6n + 1$      | $4n + 1$     | $6n + 1$          | $4n + 1$                            |
| Switches               | $2n + 4$          | $6n$         | $5n + 4$      | $4n$         | $5n + 6$          | $4n + 4$                            |
| IGBTs                  | $3n + 4$          | $6n$         | $6n + 4$      | $6n$         | $5n + 6$          | $2n + 6$                            |
| Gate circuit           | $2n + 4$          | $6n$         | $5n + 4$      | $4n$         | $5n + 6$          | $4n + 4$                            |
| ON state switches      | $n + 2$           | $3n$         | $2n + 2$      | $2n$         | $3n + 6$          | $n + 3$                             |
| Total blocking voltage | $(11n + 6)V_{dc}$ | $(8n)V_{dc}$ | $(19n)V_{dc}$ | $(4n)V_{dc}$ | $(21n + 6)V_{dc}$ | $\frac{1}{2}(16n + 3n^2 + 1)V_{dc}$ |




Figure 8. Comparison of different reference vs parameters of RDC MLI's

#### 4. ANALOGOUS ANALYSIS OF MODIFIED MLIS

A primary aim of modified MLIs is in enhancement of output voltage waveform levels with minimal device usage. In this context, this section conducts comparisons. An asymmetric CHB MLI requires fewer switches to achieve specific levels in comparison with inverters. Lee *et al.* [64] introduced a sequential arrangement that incorporates a condensed module. This arrangement exhibits a reduced quantity of switching components and offers protection against voltage surges arising in periods of inactivity. Within devices with coils, the arrangement effectively enables the uninterrupted movement of coil-induced electrical currents by establishing a path for unrestricted flow. An illustration of a 7-level sequential condensed module multilevel inverter (CCMMLI) is depicted in Figure 9(a). Table 5 provides component details and output voltages for various inverter topologies. The relationship between switching devices and level count highlights that reduced device count (RDC) multilevel inverters employ fewer switches than conventional types.

A densely populated unit cell (PUC) topology in MLIs can increase the number of output voltage levels while reducing the number of components compared to traditional multilevel inverters. As a result, it leads to lower power losses, requires fewer triggering circuits, and simplifies the overall topology. The fundamental building block of this configuration consists of a direct current (DC) source or a capacitor along with two unidirectional switches. In Figure 9(b), a 7-level single-phase PUC topology is presented by Ounejjar *et al.* [65]. Furthermore, the same researcher enhances the control over the PUC topology dynamics through the implementation of a hysteresis controller.

Samadaei *et al.* [66] proposed the utilization of an asymmetrical square T (ST) module in a multilevel inverter configuration. The fundamental component of this arrangement, depicted in Figure 9(c), is capable of producing 17 distinct levels in the output voltage, all achieved without the need for an H-bridge. Through a cascaded arrangement, the basic unit can be further extended to generate additional levels in the output voltage. In contrast configuration in Figure 9(b) demands a high number of switches with an increase in level.




Figure 9. Multilevel inverter topologies: (a) CCM MLI, (b) PUC cell MLI-7 level, and (c) asymmetric switched t-type multilevel

Table 5. Summarizes research contributions by various authors related to RDCMLI

| No. of switching devices (S) | Levels (k)                   | Type                | Reference |
|------------------------------|------------------------------|---------------------|-----------|
| $2nc + 2$                    | $2^{(nc+1)} - 1$             | PUC MLI             | [65]      |
| $12kst$                      | $16nst + 1$                  | ST MLI              | [66]      |
| $2(k + 1) + 1$               | $k(k + 1) + 1$               | BS-MLI              | [67]      |
| $6k + 4$                     | $1 + 2^{(k+2)} + 2^{(2k+1)}$ | SMLI                | [68]      |
| $6k + 2$                     | $8k + 1$                     | BSC MLI             | [69]      |
| $4k + 2$                     | $2^{(k+1)} - 1$              | HB MLI              | [70]      |
| $10kcm$                      | $6kcm + 1$                   | CCM MLI             | [71]      |
| 10                           | 9                            | IQB9L               | [72]      |
| 12                           | 11                           | 11 Level Hybrid MLI | [73]      |
| 30                           | $7 + 2(n - 1)$               | T-S cells           | [74]      |
| $9 + 2(n - 1)$               |                              | S-T cells           | [74]      |

## 5. APPLICATIONS OF MULTI-LEVEL INVERTERS IN RES

MLIs are strongly recommended for high-power applications. These versatile MLIs find extensive use across various applications, including power supplies (PSs), in grid-connected systems, and numerous MLI configurations successfully integrated with RESs to facilitate the seamless contribution of RES-generated electricity to the grid. Solar photovoltaic (PV) has gained considerable importance due to its multitude of benefits. These include easy installation, extended life span, noise-free operation, environmental friendliness, quick deployment, flexibility in component mobility and portability, and the ability to generate electricity. PV arrays offer the capability to generate power that can meet high load requirements, making them suitable for various industrial applications. These include battery charging systems, solar cars, other equipment, and more. However, PV generating systems have certain limitations, for instance, lower conversion efficiency, and susceptibility to weather conditions. This output of PV cells is correspondingly influenced by solar intensity or radiation and, to a lesser extent, by temperature variations.

To match certain solar panel properties with load characteristics, DC-DC [75], [76] converters were used. The correct kind is selected based on the anticipated voltage requirements. Batteries are utilized to enable PV systems to function as reliable power sources, ensuring stable voltage levels that adapt to changing loads. Additionally, batteries are employed for power storage and to provide temporary correction for power fluctuations, thus aiding in power conservation. The limited conversion efficiency of PV modules has emerged as a hindrance to the advancement of PV systems. To address this challenge, research efforts are focused on integrating power converters with maximum power point tracking (MPPT) capability into PV. This integration aims to optimize the extraction of energy from existing atmospheric conditions. MPPT controllers play a crucial function in tracking MPP and have thus gained significant attention as a vital component of PV systems that require enhancement.

Based on the available literature [77]. There is a broad spectrum of MPPT algorithms to choose from. Each with its own set of constraints, requirements, and applications. MPPT techniques are classified into several types, including sensor implementation, tracking approach, and current. These broad classes are further subdivided depending on various variables, operating principles, or implementation. They are broadly categorized and shown in Figure 10 and tabulated in Table 6.

High switching frequency (HSF) and fundamental switching frequency are the two primary modulation techniques used in multilevel inverters. Unlike HSF, which involves multiple commutations per cycle, fundamental switching frequency requires only one or two commutations per cycle [78]. The two major forms of high switching frequency modulation are pulse width modulation (PWM) and space vector modulation (SVM).

In references to single-phase multilevel inverters (MLIs), as outlined in [79] a modified single-phase multilevel inverter for photovoltaic (PV) applications was proposed by Rajalakshmi and Rangarajan [74] This particular design necessitates nine switching devices, three diodes, and three DC sources to achieve thirteen output voltage levels. Bana *et al.* [80] introduced an alternative multilevel inverter with a reduced device count, featuring an H-bridge-based MLI and a level-doubling circuit. The implementation of a polarity changer was utilized to produce negative voltage levels, with the output voltage being regulated through the application of the selective harmonic elimination pulse width modulation (SHE-PWM) technique.

A dual-source multilevel inverter for PV systems was developed by Ponnusamy *et al.* [81], comprising a level generator and a polarity changer. This particular inverter underwent testing in both symmetric and asymmetric modes utilizing nearest-level modulation (NLM). Pourfaraj *et al.* [82] put forth a proposal for a single-phase dual-mode interleaved multilevel inverter, which integrated a step-up chopper to enable operation in both step-up and step-down modes, in conjunction with a polarity changer. Mukundan *et al.* [83] fused a support vector machine (SVM) converter with a newly developed multilevel inverter. The generation of positive voltage levels was facilitated through a level generator, while the management of negative levels was handled using a polarity changer.

Modulation techniques of multilevel inverters (MLI) are of significant importance as they directly influence the overall efficiency of the system. Various modulation methods have been proposed within the domain of multilevel inverters (MLIs). These methods are employed to regulate both the output voltage and current, as well as to compute crucial MLI parameters like total harmonic distortion (% THD) and switching losses. The primary goal of utilizing a modulation signal is to produce a discrete waveform that accurately represents a specific reference signal. This waveform encompasses variations in frequency and amplitude, along with a fundamental component that typically demonstrates sinusoidal characteristics in a stable state. A visual representation illustrating common modulation strategies can be observed in Figure 11. Several key factors are taken into consideration when selecting an appropriate modulation technique for a specific MLI configuration, including distortion levels, total harmonic content, switching frequency, power losses, and response time.




Figure 10. MPPT methods




Figure 11. Modulation techniques for RDC ML

Table 6. MPPT inverter types and specifications

| Ref. | Inverter type                                   | Switches | Level | MPPT   |
|------|---|----------|-------|--|
| [74] | Modified CHB                                    | 9        | 8     | -  |
| [84] | S-packed U-cells                                | 5        | 5     | IC with Hysteris controller                              |
| [85] | Switched capacitor MLI                          | 7        | 8     | Fuzzy controller   |
| [86] | Switched capacitor MLI                          | 29       | 9     | Grey wolf optimization technique and fuzzy logic control |
| [87] | Cascaded H-bridge sub-MLI                       | 15       | 7     | Fuzzy logic  |
| [88] | Neutral-point-clamped multilevel inverter (NPC) | 6        | 5     | Artificial neural network (ANN)                          |
|      | Voltage level boost (VLB) MLI                   | 10       | 15    | Distributed maximum power point tracking (DMPPT) Control |
| [89] | Nine-level active neutral point clamp inverter  | 10       | 9     | Predictive control technique                             |

## 6. EMERGING CHALLENGES AND AVENUES FOR FURTHER EXPLORATION

Progress in power electronics components and associated techniques has spurred wider integration of RESs into grids. However, this adoption has given rise to various concerns regarding power quality, safety, energy storage, intermittent energy delivery, stability, and robustness. Consequently, numerous Regulations and protocols have been established for grid-connected renewable energy systems (RESs) to uphold power integrity. Based on the existing literature evaluation, there are specific areas that require further research in this domain, which are noted below:

- i) Addressing the intermittent power supply from renewable energy sources (RESs) represents a significant hurdle in grid-connected RES systems. Given the anticipated increase in RES contribution to the global energy market, it becomes crucial to tackle power instability.
- ii) The gradual integration of RE systems into power grids, facilitated by apt multilevel inverter (MLI) technologies, has propelled power networks aiming for the advancement of the modern grid. While transition poses notable challenges, it also presents opportunities for constructing and controlling MLI topologies. Consequently, noteworthy advancements have been made in this field.
- iii) There is a need for further research on modern Multi-Level Inverters to effectively confront challenges experienced in grid-connected RES deployments.
- iv) Many factors influence the effectiveness of the MPPT algorithm, like nonlinear, functioning state, and fluctuations. Which resulted in system failure under certain operating settings? As a result, designing is a time-consuming operation that requires greater criteria to ensure a steady state
- v) Grid Resilience: As renewable energy systems (RESs) become more prevalent in grid infrastructure, ensuring grid resilience and stability in the face of intermittent power supply remains a significant challenge. Future work should focus on developing advanced energy storage technologies, robust grid control mechanisms, and improved forecasting methods to mitigate the impact of power fluctuations.
- vi) Integration with diverse sources, into existing grids, presents technical, operational, and regulatory challenges. Future research should explore innovative strategies for seamless integration, including optimal DER placement, advanced power management algorithms, and effective grid communication protocols.

While a considerable number of RSC-MLI topologies have been documented in open-loop arrangements with RL loads, a select few specific configurations have been examined for specialized applications such as photovoltaic (PV), adjustable speed drives, power quality enhancement, flexible AC transmission systems (FACTS), solid-state transformer, energy storage solutions, electric vehicle system, wireless power transfer mechanisms, and power factor correction methodologies. Notwithstanding their prevalence in scholarly discussions over the preceding decade, RSC-MLI topologies have not yet achieved extensive implementation in commercial contexts.

The sluggish advancement into the commercial domain can be ascribed to the diminished switch count in numerous configurations, which has, in turn, led to a reduction in switching redundancies and modularity. This decline has adversely affected the efficacy of the DC link, alongside fault tolerance and reliability metrics. Nevertheless, particular configurations, notably MLDCL, T-type, half-leg T-type, and LDN, are progressively gaining traction and are anticipated to assume a pivotal role in forthcoming industrial applications.

## 7. CONCLUSION

This study has provided a brief overview of MLI to emphasize better and more innovative topologies. They had been developed in a variety of ways, including classifications, benefits, drawbacks, and the ability to improve power transmission in current systems. According to the assessment, a redesigned technique employing a higher level with less count of devices, affordability, decreased THD, and efficiency. Re-defined MLIs were potential alternatives to the present-day energy scenario. The strategies for the current leakage elimination of modern MLI were discussed. Finally, the obstacles and future progress for better green were presented.

Global progressions within diverse sectors and scholarly investigations have resulted in an escalating necessity for converters that exhibit high energy efficiency. Multilevel inverters (MLIs) are especially sought after for their pivotal function in the conversion of DC to AC, particularly in applications characterized by high power and elevated voltage, attributable to their intrinsic advantages. These advantages encompass direct engagement with intermediary voltage levels, a decrease in the requisite number of semiconductor devices and DC sources, streamlined gate driver circuits, improved efficiency, reduced costs, and a compact form factor. Such characteristics have propelled RSC-MLIs from a theoretical framework to practical implementations.

This literature review scrutinizes prevalent topologies and modulation methodologies, juxtaposing their performance indicators. It concludes that asymmetrical multilevel inverters confer greater advantages in comparison to their symmetrical counterparts. The principal emphasis of this review is directed towards multilevel inverter topologies that necessitate a diminished number of switches. The article delivers an exhaustive examination of modulation techniques applicable to both low and high switching frequencies. Its objective is to compile critical information for practitioners engaged in this domain, furnishing insights for the selection of optimal topologies for specific applications, alongside recommendations regarding switching methodologies and control techniques.

## FUNDING INFORMATION

Authors state no funding involved.

## AUTHOR CONTRIBUTIONS STATEMENT

This journal uses the Contributor Roles Taxonomy (CRediT) to recognize individual author contributions, reduce authorship disputes, and facilitate collaboration.

| Name of Author       | C | M | So | Va | Fo | I | R | D | O | E | Vi | Su |
|----------------------|---|---|----|----|----|---|---|---|---|---|----|----|
| Shaik Abdul Khadar   | ✓ | ✓ | ✓  | ✓  | ✓  | ✓ |   | ✓ | ✓ | ✓ | ✓  |    |
| Y. Mohamed Shuaib    |   | ✓ |    |    |    | ✓ |   | ✓ | ✓ | ✓ | ✓  | ✓  |
| Vadivel Kubendran    | ✓ | ✓ | ✓  | ✓  |    |   | ✓ |   |   | ✓ | ✓  | ✓  |
| Veerasamy Bharanigha | ✓ | ✓ |    | ✓  |    |   |   |   |   | ✓ | ✓  | ✓  |

C : Conceptualization

M : Methodology

So : Software

Va : Validation

Fo : Formal analysis

I : Investigation

R : Resources

D : Data Curation

O : Writing - Original Draft

E : Writing - Review & Editing

Vi : Visualization

Su : Supervision

P : Project administration

Fu : Funding acquisition

## CONFLICT OF INTEREST STATEMENT

Authors state no conflict of interest.

## DATA AVAILABILITY

Data availability is not applicable to this paper as no new data were created or analyzed in this study.

## REFERENCES

- [1] P. Nema, R. K. Nema, and S. Rangnekar, "A current and future state of art development of hybrid energy system using wind and PV-solar: A review," *Renewable and Sustainable Energy Reviews*, vol. 13, no. 8, pp. 2096–2103, Oct. 2009, doi: 10.1016/j.rser.2008.10.006.
- [2] B. K. Bose, "Global energy scenario and impact of power electronics in the 21st century," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 7, pp. 2638–2651, 2013.
- [3] A. A. Sahito, I. A. Halepoto, M. A. Uqaili, Z. A. Memon, A. S. Larik, and M. A. Mahar, "Analyzing the impacts of distributed generation integration on distribution network: A corridor towards smart grid implementation in Pakistan," *Wireless Personal Communications*, vol. 85, no. 2, pp. 545–563, 2015.
- [4] S. Jain and V. Agarwal, "A single-stage grid connected inverter topology for solar pv systems with maximum power point tracking," *IEEE Transactions on Power Electronics*, vol. 22, no. 5, pp. 1928–1940, Sep. 2007, doi: 10.1109/TPEL.2007.904202.
- [5] T. R. Sumithira and A. Nirmal Kumar, "Elimination of harmonics in multilevel inverters connected to solar photovoltaic systems using ANFIS: An experimental case study," *Journal of Applied Research and Technology*, vol. 11, no. 1, pp. 124–132, Feb. 2013, doi: 10.1016/S1665-6423(13)71521-9.
- [6] J. Selvaraj and N. A. Rahim, "Multilevel inverter for grid-connected PV system employing digital PI controller," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 1, pp. 149–158, Jan. 2009, doi: 10.1109/TIE.2008.928116.
- [7] B. K. Bose, "Power Electronics and motor drives recent progress and perspective," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 2, pp. 581–588, Feb. 2009, doi: 10.1109/TIE.2008.2002726.
- [8] H. Nademi, A. Das, R. Burgos, and L. E. Norum, "A new circuit performance of modular multilevel inverter suitable for photovoltaic conversion plants," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 2, pp. 393–404, Jun. 2016, doi: 10.1109/JESTPE.2015.2509599.
- [9] L. Franquelo, J. Rodriguez, J. Leon, S. Kouro, R. Portillo, and M. Prats, "The age of multilevel converters arrives," *IEEE Industrial Electronics Magazine*, vol. 2, no. 2, pp. 28–39, Jun. 2008, doi: 10.1109/MIE.2008.923519.
- [10] S. Daher, *Analysis, design and implementation of a high efficiency multilevel converter for renewable energy systems*. Kassel University Press, 2006.
- [11] K. Suresh, E. Parimalasundar, M. S. Sujatha, and N. M. G. Kumar, "Design and implementation bidirectional DC–AC converter for energy storage system," *IEEE Canadian Journal of Electrical and Computer Engineering*, vol. 46, no. 2, pp. 130–136, 2023, doi: 10.1109/ICJECE.2022.3233840.
- [12] S. Mohamadian, M. Modarres, F. Simonetti, and C. Cecati, "Modeling of Switching Power Losses in Cascaded H-bridges with unipolar PWM," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 11, no. 3, pp. 3270–3280, Jun. 2023, doi: 10.1109/JESTPE.2023.3264547.
- [13] S. K. Bakshi and R. K. Behera, "A reduced switch count seven-level boost ANPC Based grid following inverter topology with photovoltaic integration," *IEEE Transactions on Industry Applications*, vol. 59, no. 4, pp. 4238–4251, Jul. 2023, doi: 10.1109/TIA.2023.3259943.
- [14] R. P. de Lacerda, C. B. Jacobina, E. L. L. Fabricio, A. S. Felinto, and J. T. Cardoso, "Single-Phase AC-DC-AC multilevel five-leg converter with high-frequency link," *IEEE Transactions on Industry Applications*, vol. 59, no. 3, pp. 3504–3519, May 2023, doi: 10.1109/TIA.2023.3239050.
- [15] A. J. Memon, M. A. Mahar, A. S. Larik, and M. M. Shaikh, "A comprehensive review of reduced device count multilevel inverters for PV systems," *Energies*, vol. 16, no. 15, p. 5638, Jul. 2023, doi: 10.3390/en16155638.
- [16] I. J. Kadhim and M. J. Hasan, "Enhancing power stability and efficiency with multilevel inverter technology based on renewable energy sources," *Electric Power Systems Research*, vol. 231, p. 110290, Jun. 2024, doi: 10.1016/j.epsr.2024.110290.
- [17] M. Sarbanzadeh, E. Babaei, M. A. Hosseinzadeh, and C. Cecati, "A new sub-multilevel inverter with reduced number of components," in *IECON 2016 - 42nd Annual Conference of the IEEE Industrial Electronics Society*, IEEE, Oct. 2016, pp. 3166–3171, doi: 10.1109/IECON.2016.7793087.




- [18] R. S. Alishah, D. Nazarpour, S. H. Hosseini, and M. Sabahi, "New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels," *IET Power Electronics*, vol. 7, no. 1, pp. 96–104, Jan. 2014, doi: 10.1049/iet-pel.2013.0156.
- [19] J. Bogineni and J. Nakka, "A novel reduced switch single-phase five-level inverter," *International Journal of Circuit Theory and Applications*, vol. 50, no. 8, pp. 2793–2809, Aug. 2022, doi: 10.1002/cta.3283.
- [20] V. Sonti, S. Jain, and S. Bhattacharya, "Analysis of the modulation strategy for the minimization of the leakage current in the PV grid-connected cascaded multilevel inverter," *IEEE Transactions on Power Electronics*, vol. 32, no. 2, pp. 1156–1169, Feb. 2017, doi: 10.1109/TPEL.2016.2550206.
- [21] M. D. Siddique *et al.*, "Low switching frequency based asymmetrical multilevel inverter topology with reduced switch count," *IEEE Access*, vol. 7, pp. 86374–86383, 2019, doi: 10.1109/ACCESS.2019.2925277.
- [22] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, "Recently developed reduced switch multilevel inverter for renewable energy integration and drives application: topologies, comprehensive analysis and comparative evaluation," *IEEE Access*, vol. 7, pp. 54888–54909, 2019, doi: 10.1109/ACCESS.2019.2913447.
- [23] A. K. Kanauija and S. Kumar, "A reduced switch count hybrid fifteen-level inverter for an open-end winding induction motor (OEWM) Drive," in *2018 8th IEEE India International Conference on Power Electronics (IICPE)*, IEEE, Dec. 2018, pp. 1–6, doi: 10.1109/IICPE.2018.8709531.
- [24] P. K. Pal, K. C. Jana, Y. P. Siwakoti, S. Majumdar, and F. Blaabjerg, "An active-neutral-point-clamped switched-capacitor multilevel inverter with quasi-resonant capacitor charging," *IEEE Transactions on Power Electronics*, vol. 37, no. 12, pp. 14888–14901, Dec. 2022, doi: 10.1109/TPEL.2022.3187736.
- [25] M. F. M. Elias, N. Abd Rahim, and N. F. Rosli, "A three-phase hybrid multilevel inverter with enhanced pulse-width modulation strategy," *IEEE Transactions on Power Electronics*, vol. 38, no. 4, pp. 4714–4726, Apr. 2023, doi: 10.1109/TPEL.2022.3228546.
- [26] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 135–151, Jan. 2016, doi: 10.1109/TPEL.2015.2405012.
- [27] J. Singh, R. Dahiya, and L. M. Saini, "Recent research on transformer based single DC source multilevel inverter: A review," *Renewable and Sustainable Energy Reviews*, vol. 82, pp. 3207–3224, Feb. 2018, doi: 10.1016/j.rser.2017.10.023.
- [28] M. D. Siddique *et al.*, "A new single phase single switched-capacitor based nine-level boost inverter topology with reduced switch count and voltage stress," *IEEE Access*, vol. 7, pp. 174178–174188, 2019, doi: 10.1109/ACCESS.2019.2957180.
- [29] C. Dhananjayulu, S. Padmanaban, V. K. Ramachandramurthy, J. B. Holm-Nielsen, and F. Blaabjerg, "Design and implementation of multilevel inverters for electric vehicles," *IEEE Access*, vol. 9, pp. 317–338, 2021, doi: 10.1109/ACCESS.2020.3046493.
- [30] K. P. Panda, P. R. Bana, and G. Panda, "A reduced device count single DC Hybrid switched-capacitor self-balanced inverter," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 68, no. 3, pp. 978–982, Mar. 2021, doi: 10.1109/TCSII.2020.3018333.
- [31] M. N. H. Khan, R. Barzegarkhoo, Y. P. Siwakoti, S. A. Khan, L. Li, and F. Blaabjerg, "A new switched-capacitor multilevel inverter with soft start and quasi resonant charging capabilities," *International Journal of Electrical Power & Energy Systems*, vol. 135, p. 107412, Feb. 2022, doi: 10.1016/j.jepes.2021.107412.
- [32] M. B. Latran and A. Teke, "Investigation of multilevel multifunctional grid connected inverter topologies and control strategies used in photovoltaic systems," *Renewable and Sustainable Energy Reviews*, vol. 42, pp. 361–376, 2015, doi: 10.1016/j.rser.2014.10.030.
- [33] P. Kala and S. Arora, "A comprehensive study of classical and hybrid multilevel inverter topologies for renewable energy applications," *Renewable and Sustainable Energy Reviews*, vol. 76, pp. 905–931, Sep. 2017, doi: 10.1016/j.rser.2017.02.008.
- [34] A. Nabae, I. Takahashi, and H. Akagi, "A New neutral-point-clamped PWM inverter," *IEEE Transactions on Industry Applications*, vol. IA-17, no. 5, pp. 518–523, Sep. 1981, doi: 10.1109/TIA.1981.4503992.
- [35] E. Babaei, A. Dehqan, and M. Sabahi, "A new topology for multilevel inverter considering its optimal structures," *Electric Power Systems Research*, vol. 103, pp. 145–156, Oct. 2013, doi: 10.1016/j.epsr.2013.06.001.
- [36] M. Farhadi Kangarlu and E. Babaei, "Cross-switched multilevel inverter: an innovative topology," *IET Power Electronics*, vol. 6, no. 4, pp. 642–651, Apr. 2013, doi: 10.1049/iet-pel.2012.0265.
- [37] M. Madhushree, J. Divyani, M. Nimitha, and M. Lakshmi, "Design and analysis of 15 level multilevel inverter with reduced number of switches for renewable applications," *International Journal of Engineering Research and*, vol. V9, no. 09, Oct. 2020, doi: 10.17577/IJERTV9IS090442.
- [38] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Transactions on Industrial Electronics*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007, doi: 10.1109/TIE.2007.907044.
- [39] A. Bughneda, M. Salem, E. Hossain, D. Ishak, and N. Prabaharan, "Design considerations and performance investigation of a five-level cascaded multilevel LLC boost DC–DC converter," *IEEE Access*, vol. 11, pp. 40441–40456, 2023, doi: 10.1109/ACCESS.2023.3249229.
- [40] S. Rohner, S. Bernet, M. Hiller, and R. Sommer, "Modulation, losses, and semiconductor requirements of modular multilevel converters," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 8, pp. 2633–2642, Aug. 2010, doi: 10.1109/TIE.2009.2031187.
- [41] V. Yaramasu and B. Wu, "Predictive control of a three-level boost converter and an NPC inverter for high-power PMSG-based medium voltage wind energy conversion systems," *IEEE Transactions on Power Electronics*, vol. 29, no. 10, pp. 5308–5322, Oct. 2014, doi: 10.1109/TPEL.2013.2292068.
- [42] M. H. Mondol, M. A. Rahman, S. P. Biswas, M. R. Islam, M. F. Kibria, and K. M. Muttaqi, "A new integrated multilevel inverter topology for renewable energy transformation," *IEEE Transactions on Industry Applications*, vol. 59, no. 3, pp. 3031–3043, May 2023, doi: 10.1109/TIA.2023.3246461.
- [43] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 2, pp. 655–667, Feb. 2012, doi: 10.1109/TIE.2011.2151813.
- [44] K. K. Gupta and S. Jain, "A novel multilevel inverter based on switched DC sources," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 7, pp. 3269–3278, Jul. 2014, doi: 10.1109/TIE.2013.2282606.
- [45] S. Foti, T. Scimone, A. Oteri, G. Scelba, and A. Testa, "A reduced switch count, self-balanced, 13-level inverter based on a dual T-type configuration," *IEEE Transactions on Power Electronics*, vol. 38, no. 9, pp. 11010–11022, Sep. 2023, doi: 10.1109/TPEL.2023.3281679.
- [46] V. Kubendran and Y. M. Shuaib, "An improved switched diode multilevel inverter topology with fewer on state switches," *Frontiers in Energy Research*, vol. 10, Oct. 2022, doi: 10.3389/fenrg.2022.953709.
- [47] M. G. Marangalu, N. V. Kurdkandi, S. H. Hosseini, H. Tarzamni, M. Dahidah, and M. Sarhangzadeh, "A modified switched-capacitor based seventeen-level inverter with reduced capacitor charging spike for RES applications," *IEEE Open Journal of Power Electronics*, vol. 4, pp. 579–602, 2023, doi: 10.1109/OJPEL.2023.3302282.
- [48] S. Islam, M. Daula Siddique, M. R. Hussan, and A. Iqbal, "Reduced voltage stress and spikes in source current of 7-level switched-capacitor based multilevel inverter," *IEEE Access*, vol. 11, pp. 74722–74735, 2023, doi: 10.1109/ACCESS.2023.3297496.
- [49] D. Singh and N. Sandeep, "Switched-capacitor-based multi-source multilevel inverter with reduced part count," *IEEE Journal of Emerging and Selected Topics in Industrial Electronics*, vol. 4, no. 3, pp. 718–724, Jul. 2023, doi: 10.1109/JESTIE.2023.3281252.

- [50] S. Mustafa, A. Sarwar, M. Tariq, S. Ahmad, and H. A. Mahmoud, "Development and control of a switched capacitor multilevel inverter," *Energies*, vol. 16, no. 11, p. 4269, May 2023, doi: 10.3390/en16114269.
- [51] W. Lin, J. Zeng, J. Liu, Z. Yan, and R. Hu, "Generalized symmetrical step-up multilevel inverter using crisscross capacitor units," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 9, pp. 7439–7450, Sep. 2020, doi: 10.1109/TIE.2019.2942554.
- [52] Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, "A step-up switched-capacitor multilevel inverter with self-voltage balancing," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 12, pp. 6672–6680, Dec. 2014, doi: 10.1109/TIE.2014.2314052.
- [53] C. Dhananjayulu, D. Prasad, S. Padmanaban, P. K. Maroti, J. B. Holm-Nielsen, and F. Blaabjerg, "Design and implementation of seventeen level inverter with reduced components," *IEEE Access*, vol. 9, pp. 16746–16760, 2021, doi: 10.1109/ACCESS.2021.3054001.
- [54] V. Anand and V. Singh, "A 13-level switched-capacitor multilevel inverter with single DC source," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 2, pp. 1575–1586, Apr. 2022, doi: 10.1109/JESTPE.2021.3077604.
- [55] S. Islam, M. D. Siddique, A. Iqbal, and S. Mekhilef, "A 9- and 13-level switched-capacitor-based multilevel inverter with enhanced self-balanced capacitor voltage capability," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 10, no. 6, pp. 7225–7237, Dec. 2022, doi: 10.1109/JESTPE.2022.3179439.
- [56] S. Chen, Y. Ye, and X. Wang, "Hybrid 17-level inverters based on T-type flying-capacitor and switched-capacitor," *International Journal of Circuit Theory and Applications*, vol. 50, no. 3, pp. 886–903, Mar. 2022, doi: 10.1002/cta.3186.
- [57] M. A. Al-Hitmi, M. R. Hussan, A. Iqbal, and S. Islam, "Symmetric and asymmetric multilevel inverter topologies with reduced device count," *IEEE Access*, vol. 11, pp. 5231–5245, 2023, doi: 10.1109/ACCESS.2022.3229087.
- [58] S. A. A. Ibrahim, A. Palanimuthu, and M. A. J. Sathik, "Symmetric switched diode multilevel inverter structure with minimised switch count," *The Journal of Engineering*, vol. 2017, no. 8, pp. 469–478, Aug. 2017, doi: 10.1049/joe.2017.0174.
- [59] M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of submultilevel inverters," *IEEE Transactions on Power Electronics*, vol. 28, no. 2, pp. 625–636, Feb. 2013, doi: 10.1109/TPEL.2012.2203339.
- [60] A. Ajami, M. R. Jannati Oskuee, M. Toopchi Khosroshahi, and A. Mokhberdoran, "Cascade-multi-cell multilevel converter with reduced number of switches," *IET Power Electronics*, vol. 7, no. 3, pp. 552–558, Mar. 2014, doi: 10.1049/iet-pel.2013.0261.
- [61] A. Farakhori, R. Reza Ahrabi, H. Ardi, and S. Najafi Ravadanegh, "Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components," *IET Power Electronics*, vol. 8, no. 6, pp. 1052–1060, Jun. 2015, doi: 10.1049/iet-pel.2014.0378.
- [62] E. Babaei, S. Laali, and Z. Bayat, "A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 2, pp. 922–929, Feb. 2015, doi: 10.1109/TIE.2014.2336601.
- [63] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "A new general multilevel converter topology based on cascaded connection of submultilevel units with reduced switching components, DC sources, and blocked voltage by switches," *IEEE Transactions on Industrial Electronics*, vol. 63, no. 11, pp. 7157–7164, Nov. 2016, doi: 10.1109/TIE.2016.2592460.
- [64] S. S. Lee, M. Sidorov, N. R. N. Idris, and Y. E. Heng, "A symmetrical cascaded compact-module multilevel inverter (CCM-MLI) with pulsewidth modulation," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 6, pp. 4631–4639, 2018, doi: 10.1109/TIE.2017.2772209.
- [65] Y. Ounejjar, K. Al-Haddad, and L.-A. Grégoire, "Packed U cells multilevel converter topology: theoretical study and experimental validation," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 4, pp. 1294–1306, Apr. 2011, doi: 10.1109/TIE.2010.2050412.
- [66] E. Samadaei, A. Sheikholeslami, S. A. Gholamian, and J. Adabi, "A Square T-type (ST-Type) module for asymmetrical multilevel inverters," *IEEE Transactions on Power Electronics*, vol. 33, no. 2, pp. 987–996, Feb. 2018, doi: 10.1109/TPEL.2017.2675381.
- [67] E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. T. Haque, and M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology," *Electric Power Systems Research*, vol. 77, no. 8, pp. 1073–1085, Jun. 2007, doi: 10.1016/j.epsr.2006.09.012.
- [68] E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo, and M. Sabahi, "A new cascaded switched-capacitor multilevel inverter based on improved series-parallel conversion with less number of components," *IEEE Transactions on Industrial Electronics*, vol. 63, no. 6, pp. 3582–3594, Jun. 2016, doi: 10.1109/TIE.2016.2529563.
- [69] R. Barzegarkhoo, M. Moradzadeh, E. Zamiri, H. Madadi Kojabadi, and F. Blaabjerg, "A new boost switched-capacitor multilevel converter with reduced circuit devices," *IEEE Transactions on Power Electronics*, vol. 33, no. 8, pp. 6738–6754, Aug. 2018, doi: 10.1109/TPEL.2017.2751419.
- [70] E. Babaei, S. Alilu, and S. Laali, "A new general topology for cascaded multilevel inverters with reduced number of components based on developed H-bridge," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 8, pp. 3932–3939, 2014, doi: 10.1109/TIE.2013.2286561.
- [71] A. H. Chander *et al.*, "A transformerless photovoltaic inverter with dedicated MPPT for grid application," *IEEE Access*, vol. 11, pp. 61358–61367, 2023, doi: 10.1109/ACCESS.2023.3285792.
- [72] N. Sandeep and J. S. Ali, "An improved quadruple-boost switched-capacitor-based nine-level inverter," *IEEE Transactions on Power Electronics*, vol. 38, no. 8, pp. 9335–9339, Aug. 2023, doi: 10.1109/TPEL.2023.3272915.
- [73] P. Kala, V. Jatly, A. Sharma, J. Joshi, and B. Azzopardi, "ASO-Based SHE Method on Hybrid Multilevel Inverter for PV Application under dynamic operating conditions," *IEEE Access*, vol. 11, pp. 98093–98114, 2023, doi: 10.1109/ACCESS.2023.3311626.
- [74] S. Rajalakshmi and D. P. Rangarajan, "Investigation of modified multilevel inverter topology for PV system," *Microprocessors and Microsystems*, vol. 71, p. 102870, Nov. 2019, doi: 10.1016/j.micpro.2019.102870.
- [75] B. Ozpineci, L. M. Tolbert, Gui-Jia Su, and Zhong Du, "Optimum fuel cell utilization with multilevel DC-DC converters," in *Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04.*, 2004, pp. 1572–76. doi: 10.1109/APEC.2004.1296074.
- [76] S. Stynski, J. San-Sebastian, M. Malinowski, and I. Etxeberria-Otadui, "Analysis of multilevel PWM converter based on FLC modules for an AC traction application," in *2009 IEEE International Conference on Industrial Technology*, IEEE, Feb. 2009, pp. 1–6. doi: 10.1109/ICIT.2009.4939745.
- [77] M. R. Islam, M. Hasan, and S. Islam, "A new multilevel inverter for grid integration of renewable energy sources," in *2019 2nd International Conference on Innovation in Engineering and Technology (ICIET)*, 2019, pp. 1–5. doi: 10.1109/ICIET48527.2019.9290691.
- [78] J. Rodriguez, Jih-Sheng Lai, and Fang Zheng Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 4, pp. 724–738, Aug. 2002, doi: 10.1109/TIE.2002.801052.
- [79] M. Hammami and G. Grandi, "A single-phase multilevel PV generation system with an improved ripple correlation control MPPT algorithm," *Energies*, vol. 10, no. 12, p. 2037, Dec. 2017, doi: 10.3390/en10122037.
- [80] P. R. Bana, K. P. Panda, and G. Panda, "Power quality performance evaluation of multilevel inverter with reduced switching devices and minimum standing voltage," *IEEE Transactions on Industrial Informatics*, vol. 16, no. 8, pp. 5009–5022, Aug. 2020, doi: 10.1109/TII.2019.2953071.
- [81] P. Ponnusamy *et al.*, "A New multilevel inverter topology with reduced power components for domestic solar PV applications," *IEEE Access*, vol. 8, pp. 187483–187497, 2020, doi: 10.1109/ACCESS.2020.3030721.




- [82] A. Pourfaraj, M. Monfared, and H. Heydari-doostabad, "Single-phase dual-mode interleaved multilevel inverter for PV applications," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 4, pp. 2905–2915, Apr. 2020, doi: 10.1109/TIE.2019.2910041.
- [83] N. M. C. Mukundan, V. Kallaveetil, S. S. Kumar, and J. Pychadathil, "An improved h-bridge multilevel inverter-based multiobjective photovoltaic power conversion system," *IEEE Transactions on Industry Applications*, vol. 57, no. 6, pp. 6339–6349, Nov. 2021, doi: 10.1109/TIA.2021.3101465.
- [84] H. El Ouardi, A. El Gadari, M. Mokhlis, Y. Ounejjar, L. Bejjit, and K. Al-Haddad, "A Novel MPPT technique based on combination between the incremental conductance and hysteresis control applied in a standalone PV system," *Eng*, vol. 4, no. 1, pp. 964–976, Mar. 2023, doi: 10.3390/eng4010057.
- [85] Y. Gopal, Y. N. V. Kumar, A. Kumari, O. Prakash, S. Chowdhury, and A. A. Almhizia, "Reduced device count for self balancing switched-capacitor multilevel inverter integration with renewable energy source," *Sustainability*, vol. 15, no. 10, p. 8000, May 2023, doi: 10.3390/su15108000.
- [86] A. Ramesh and H. Habeebullah Sait, "RETRACTED: An approach towards selective harmonic elimination switching pattern of cascade switched capacitor twenty nine-level inverter using artificial bee colony algorithm," *Microprocessors and Microsystems*, vol. 79, p. 103292, Nov. 2020, doi: 10.1016/j.micpro.2020.103292.
- [87] G. M. Kurian, P. A. Jeyanthi, and D. Devaraj, "FPGA implementation of FLC-MPPT for harmonics reduction in sustainable photovoltaic system," *Sustainable Energy Technologies and Assessments*, vol. 52, p. 102192, Aug. 2022, doi: 10.1016/j.seta.2022.102192.
- [88] M. Keddar, M. L. Doumbia, M. Della Krachai, K. Belmokhtar, and A. H. Midoun, "Interconnection performance analysis of single phase neural network based NPC and CHB multilevel inverters for grid-connected PV systems," *International Journal of Renewable Energy Research*, vol. 9, no. 3, pp. 1451–1461, 2019.
- [89] A. M. Mahfuz-Ur-Rahman, M. R. Islam, K. M. Muttaqi, and D. Sutanto, "Model predictive control for a new magnetic linked multilevel inverter to integrate solar photovoltaic systems with the power grids," *IEEE Transactions on Industry Applications*, vol. 56, no. 6, pp. 7145–7155, Nov. 2020, doi: 10.1109/TIA.2020.3024352.

## BIOGRAPHIES OF AUTHORS






**Shaik Abdul Khadar**    completed his B.Tech. in the year 2016 on Electrical and Electronics Engineering and M.Tech. in the year 2019 on Power Electronics from MB University, Tirupati. He is currently pursuing his Ph.D. His area of research is power electronics converters and inverters. He can be contacted at email: [abdulsvne@gmail.com](mailto:abdulsvne@gmail.com).






**Y. Mohamed Shuaib**    graduated in a B.E. in Electrical and Electronics Engineering from the University of Madras, India, M.E in Power Systems Engineering from Annamalai University, India, and a Ph.D. in Electrical Engineering at Jawaharlal Nehru Technological University, Telangana, India in November 2015. Presently, he is working as a professor in the Department of Electrical and Electronics Engineering at B.S. Abdur Rahman Crescent Institute of Science and Technology- a deemed-to-be-university, Chennai, Tamil Nadu, India. He has more than 20 years of teaching experience in the Department of Electrical and Electronics Engineering. His research area is power quality, reactive power control in power systems, and artificial intelligence applications to electrical engineering. He can be contacted at email: [mdshuaiby@crecent.education](mailto:mdshuaiby@crecent.education).



**Vadivel Kubendran**    received his Ph.D. degree from the B.S. Abdur Rahman Crescent Institute of Science and Technology, Chennai, in 2023. He obtained his master's degree in Power Electronics and Drives from the SRM Institute of Science and Technology, Tamil Nadu, in 2010 and his Bachelor of Engineering degree in Electrical and Electronics Engineering from an Anna University-affiliated college (Kamaraj College of Engineering and Technology). His area of interest is multilevel inverters. Since 2013, he has been working as an Assistant Professor in the Department of Electrical and Electronic Engineering at the SRM Institute of Science and Technology, Tamil Nadu. He can be contacted at email: [mail2kubendranvadivel@gmail.com](mailto:mail2kubendranvadivel@gmail.com).



**Veerasamy Bharanigha**    received her Ph.D. degree in Electrical and Electronics Engineering at B. S. Abdur Rahman Crescent Institute of Science and Technology, Chennai, Tamil Nadu, M.E. degree in Power Electronics and Drives in 2012. and B.E. degree in Electrical and Electronics Engineering in 2010. She is currently working as Assistant Professor (senior grade) in the Department of Electrical and Electronics Engineering, B. S. Abdur Rahman Crescent Institute of Science and Technology, Chennai, Tamil Nadu, India. She has 12 years of teaching experience. She published around 5 international journals and 10 international conferences. Her research interests include solar PV, special electrical machines, AI and DS, power electronics and industrial automation. She has published a patent on Self -healing power distribution network with fault detection and correction in the year 2023. She can be contacted at email: [bharanigha@crecent.education](mailto:bharanigha@crecent.education).