

Design of 7-level cascade asymmetric multilevel inverter for renewable energy applications using FPGA

Afarulrazi Abu Bakar¹, Hazwaj Mhd Poad², Benjamin Ho Hao Xian¹, Tharnisha Sithanathan¹,
Wahyu Mulyo Utomo¹, Triyanto Pangaribowo³

¹Faculty of Electrical and Electronics Engineering, Universiti Tun Hussein Onn Malaysia, Batu Pahat, Malaysia

²Faculty of Technical and Vocational Education, Universiti Tun Hussein Onn Malaysia, Batu Pahat, Malaysia

³Department of Electrical Engineering, Faculty of Engineering, Universitas Mercu Buana, Jakarta, Indonesia

Article Info

Article history:

Received Aug 7, 2025

Revised Mar 6, 2002

Accepted Apr 23, 2026

Keywords:

Asymmetric topologies

Cascade multilevel inverter

FPGA control

Renewable energy integration

Total harmonic distortion

ABSTRACT

The increasing focus on renewable energy has driven the need for efficient and reliable power converters. Multilevel inverters offer low harmonic distortion and high-quality output but often suffer from design complexity and excessive component count. This study presents the design and implementation of a 7-level cascaded asymmetric multilevel inverter optimized for renewable energy applications. The proposed topology utilizes a cascade structure with asymmetric DC voltage sources to generate seven voltage levels, providing a practical balance between performance and simplicity. The design was first validated through MATLAB/Simulink software to analyze circuit operation and evaluate the total harmonic distortion (THD) performance. Experimental evaluation was then conducted using a hardware prototype to verify simulation results. Without a filter, the THD from the simulation was 21.31%, while the experimental setup recorded a slightly higher value of 21.61%, indicating a marginal difference of 0.21%. With a filter, the simulation achieved a THD of 3.81%, whereas the experimental setup outperformed with a THD of 1.5%, showing a notable reduction of 2.31%. These findings confirm the proposed inverter's capability to deliver superior power quality and operational efficiency. The combination of simulation and experimental validation demonstrates the practicality and reliability of the 7-level cascade asymmetric multilevel inverter for renewable energy applications.

This is an open access article under the [CC BY-SA](#) license.



Corresponding Author:

Hazwaj Mhd Poad

Faculty of Technical and Vocational Education, Universiti Tun Hussein Onn Malaysia

86400 Parit Raja, Batu Pahat, Johor, Malaysia

Email: hazwaj@uthm.edu.my

1. INTRODUCTION

The demand for electricity has continuously increased in the era of globalization and the rapid growth of the industry. However, issues such as environmental pollution, resource depletion, and greenhouse gas emissions have been rising, which have contributed to climate change because of the dependence on fossil energy sources such as coal, natural gas, and oil. Renewable energy supplies such as solar and wind have become popular to reduce the negative impacts on the environment and ensure a continuous, sustainable energy supply.

The growing demand for energy-efficient and high-performance power electronic systems drives the continuous evolution of advanced multilevel inverter (MLI) topologies [1]-[3]. Conventional 2-level inverters often generate waveforms that can lead to high harmonic distortion, resulting in elevated harmonic contents that cause high power losses and interference in sensitive electronic equipment [4]. Various configurations of

Multilevel inverters have been introduced to overcome the high total harmonic distortion (THD) by producing an AC waveform that is close to a sinusoidal waveform [4]-[9]. The number of levels in the multilevel inverter significantly affects the THD by generating output waveforms that further closely approximate a pure sine wave. The most widely used topology in multilevel inverters is the cascaded H-bridge multilevel inverter (CHB-MLI) [5], [10]-[14], which offers several advantages, such as easier control, reduced switching frequency, multi-source capability, modular structure, and does not require additional balancing components. This configuration is especially favored in renewable energy applications [6], [15], where modularity, scalability, and improved power quality are essential for integrating sources like solar and wind into the grid.

The 7-level asymmetric cascade H-bridge MLI stands out due to its capability to deliver lower total harmonic distortion (THD), improved power quality, minimized switching losses, and enhanced voltage output characteristics. Despite these benefits, the design and implementation of asymmetric cascade multilevel inverters (ACMLIs) remain challenging. Key concerns include optimizing topologies to minimize the number of required switches [16], [17], simplifying control algorithms [18], [19], and effectively managing unequal voltage sources.

Field-programmable gate arrays (FPGAs) emerge as a compelling solution for addressing these challenges with their advantages, such as reconfigurable architecture, parallelism processing capabilities, and deterministic performance with high-speed operation, making them suitable for complex inverter control and management tasks. Previous research has shown that FPGAs have the ability to control and optimize the switching behavior of power electronic converters, as in AC-DC [20], [21], DC-DC [22]-[24], DC-AC [25], [26], and AC-AC [27]. However, even with basic H-bridge structures, high THD remains an issue, necessitating larger filters to meet the IEEE 519 standard for low-voltage applications, which limits THD to 5%. Excessive THD diminishes power quality and risks damaging sensitive electronic devices.

By adopting a 7-level cascade asymmetric MLI, this work aims to overcome these limitations. Compared to 5-level designs, the proposed inverter achieves higher voltage output quality, improved efficiency, and reduced voltage stress on components. The inclusion of two unequal voltage sources enhances the inverter's capability to produce a refined output with a smaller filter, thus lowering the THD percentage. Ensuring the THD remains within the acceptable range is critical for protecting electrical devices and maintaining reliable operation. This study presents an optimized design for a 7-level asymmetric cascade MLI, demonstrating its potential to address the key challenges in the field while delivering superior performance.

2. PROPOSED SYSTEM CONFIGURATION

Figure 1 illustrates the complete block diagram of the proposed system, which integrates an MLI powered by two asymmetric DC sources, specifically $2V_{dc}$ and V_{dc} . This proposed configuration, with the appropriate controlled switching sequence of switches, generates the 7-level voltage waveform by strategically merging the output levels. The asymmetric design is selected to optimize power quality while reducing filter design complexity compared to conventional symmetric configurations.




Figure 1. Proposed complete system configuration

The control logic for the inverter is implemented using an Intel Altera DE2-115 development board, which is based on the Cyclone II EP2C70 FPGA. The FPGA's reconfigurable architecture and parallel processing capabilities enable the precise governing of the switching patterns. The FPGA's output signals, initially at 3.3 V, are boosted to 15 V through a gate driver circuit. This ensure the switches are fully turned on to permit the current to flow from the drain to the source terminal under varying load conditions. LC filters suppress high-frequency noise and harmonics to refine the output waveform, resulting in a smoother AC signal.

After filtration, the output is passed through a step-up transformer to raise the voltage to 240 V_{ac}, making it compatible with standard grid-connected or standalone AC loads. The 7-level inverter configuration is designed to closely approximate an ideal sine wave, achieved through careful modulation of switching sequences. This approach reduces THD, minimizes the size of required filters, and enhances the system's efficiency. The proposed configuration represents a compact and efficient solution for renewable energy systems, delivering improved performance while maintaining simplicity in design and implementation.

3. OPERATION PRINCIPLES OF THE PROPOSED CONVERTER

Figure 2 shows a 7-level cascade asymmetric MLI circuit configuration. Meanwhile, Figure 3 shows the output voltage waveform with corresponding switching states. Each level corresponds to specific combinations of switches being turned on or off. The switches are controlled based on the desired output voltage level. Table 1 displays the switching sequence for the 7-level, 8-switch multilevel inverter. It shows the switching sequence from +18 V to -18 V; for 2 V_{dc}=12 V and V_{dc} = 6 V.




Figure 2. The 7-level cascade asymmetric MLI configuration




Figure 3. Switching states and corresponding output voltage (V_{out}) of 7-level cascade asymmetric MLI

Table 1. Switching sequence for 7-level 8 switch MLI

Mode	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	S ₇	S ₈	V _{dc}
Mode 1	1	0	0	1	1	0	0	1	+18
Mode 2	1	0	0	1	0	0	1	1	+12
Mode 3	0	0	1	1	1	0	0	1	+6
Mode 4	0	0	1	1	0	0	1	1	0
Mode 5	0	0	1	1	0	1	1	0	-6
Mode 6	0	1	1	0	0	0	1	1	-12
Mode 7	0	1	1	0	0	1	1	0	-18

4. OPERATION PRINCIPLES

The proposed operating mode at a steady state is divided into seven sub-modes, and the equivalent circuits for the corresponding mode of operation are presented in Figure 4, which can be explained as follows:

- i) Mode 1 (18 V): Active switches, S_1 , S_4 , S_5 , and S_8 . Current flows through the switches S_1 and S_4 in the top inverter and S_5 and S_6 in the bottom inverter, combining the voltages from both sources. This mode represents the peak positive level of the inverter's operation and corresponds to the step in the 7-level output waveform.

$$V_{out} = 2V_{dc} + V_{dc} = 3V_{dc} \quad (1)$$

- ii) Mode 2 (12 V): Active switches: S_1 , S_4 , S_7 , and S_8 . Current flows through S_1 and S_2 and bypasses the bottom source, resulting in an output voltage equal to $2V_{dc}$ (12 V). This produces an intermediate positive voltage level of +12 V, representing the second step in the seven-level waveform.

$$V_{out} = 2V_{dc} \quad (2)$$

- iii) Mode 3 (6 V): Active switches: S_3 , S_4 , S_5 , and S_8 . Current flows through S_3 and S_4 , adding the bottom source (V_{dc}) to the circuit. During this mode, only the bottom DC source contributes to the output voltage. This generates an intermediate voltage of +6 V, corresponding to the third positive level of the inverter output.

$$V_{out} = V_{dc} \quad (3)$$




Figure 4. Steady state analysis for each mode (a) Mode 1: 18 V, (b) Mode 2: 12 V, (c) Mode 3: 6 V, (d) Mode 4: 0 V, (e) Mode 5: -6 V, (f) Mode 6: -12 V, and (g) Mode 7: -18 V

- iv) Mode 4 (0 V): Active switches: S_3 , S_4 , S_7 , and S_8 . The top and bottom sources are bypassed, resulting in no net voltage across the output terminal. This operating state corresponds to the zero-voltage level, which provides the transition between positive and negative steps, ensuring waveform symmetry.

$$V_{out} = 0 \quad (4)$$

- v) Mode 5 (-6 V): Active switches: $S_3, S_4, S_6,$ and S_7 . Current flows through the inverted polarity of the bottom source (V_{dc}). Only the lower source is used, generating an output voltage of -6 V, which mirrors Mode 3 in the negative half cycle.

$$V_{out} = -V_{dc} \quad (5)$$

- vi) Mode 6 (-12 V): Active switches: $S_2, S_3, S_7,$ and S_8 . Current flows through the inverted polarity of the top source ($2 V_{dc}$). This results in an output of -12 V, corresponding to the negative counterpart of Mode 2.

$$V_{out} = -2 V_{dc} \quad (6)$$

- vii) Mode 7 (-18 V): $S_2, S_3, S_6,$ and S_7 . Current flows through the inverted polarity of both sources ($2 V_{dc} + V_{dc}$), producing the maximum negative output voltage of -18 V. This mode represents the peak negative of the 7-level output waveform, completing the full symmetrical cycle.

$$V_{out} = -(2 V_{dc} + V_{dc}) = -3 V_{dc} \quad (7)$$

5. METHODOLOGY

This section details designing a 7-level cascade asymmetric MLI simulation using MATLAB/Simulink software, including component ratings and generating switching control via Quartus II software.

5.1. MATLAB/Simulink software

This stage focuses on modelling the proposed configuration using MATLAB/Simulink software. Parameters for every component are determined and assessed. Figure 5 illustrates the circuit design for this approach by using 8 MOSFETs and 2 DC sources. The PWM switching block generates the switching sequence for the MLI. The THD of the output waveform was recorded.




Figure 5. Simulation with MATLAB/Simulink software

5.2. Quartus II software

Figure 6 illustrates the switching design using Quartus II software. The proposed switching strategy was implemented using VHDL, utilizing combinational and sequential logic functions. The altpll is used for clock management, generating multiple clock outputs with different frequencies, spaces and duty cycles. Meanwhile, lpm_counter (predefined megafunction) is used to count pulses triggered from the altpll output clock to provide a 50 Hz output waveform. Both are parameterized megafunctions that can be configured using the Quartus IP catalogue. The lpm_counter is set to count from 0 to 20000, whereby each mode of operation equals ~ 1667 clock. The higher value of the counter will cause a more accurate output frequency and make it easy to adjust the transition between turning on and off the switches. The PLL manipulates the clock signal to generate the required frequencies. The counters and shift registers are likely used to implement timing, sequencing, and data transformation logic. The output signals are assigned to the corresponding dedicated general-purpose input-output (GPIO) connections.




Figure 6. PWM switching design of 7-level cascade asymmetric MLI in Quartus II software

5.3. Hardware prototype

In Table 2, the quantity and rating of each component that is used in the 7-level cascade asymmetric MLI have been listed. The rating of the components was chosen based on the power rating. All component ratings are selected based on the design requirements for the 7-level cascade asymmetric MLI. Inductance and capacitance values of 22 mH and 220 μ F are used for filtering the output waveform, smoothing out voltage ripples, and ensuring stable operation of the inverter. Figure 7 shows the complete experimental prototype. The equipment used in this experiment included a DC power supply, TDS3024B Digital Oscilloscope, multimeter, gate driver units, 120 V/10 A programmable DC power supply, 7-level cascade asymmetric MLI, and Intel Altera DE2-115.

Table 2. Specification, parameter, and rating for experimental prototype

Components/device	Rating
FPGA board	Intel Altera DE2-115
MOSFETs	IRFZ44N
Gate driver	5 V to 15 V
Battery 1	12 V _{dc}
Battery 2	6 V _{dc}
Inductor	22 mH
Capacitor	220 μ F
Input voltage, 2 V _{dc}	12 V
Input voltage, V _{dc}	6 V
Output voltage, V _{out}	18 V
Output current, I _{out}	12 A
Output power, P _{out}	200 W




Figure 7. Experimental prototype

6. RESULT AND DISCUSSION

This section compares the 7-level cascade asymmetric MLI THD to evaluate the performance with and without the inclusion of filters in simulation and experimental results. Since the load is pure resistance, the THD for current and voltage will be equal.

6.1. Simulation result of 7-level cascade asymmetric MLI

The 7-level cascade asymmetric MLI is a power electronic converter that combines both independent DC inputs to produce a desired output voltage. Figure 8 shows the unfiltered and filtered output voltage waveform for a 7-level multilevel inverter (MLI). It also shows the inverter produces seven distinct voltage steps ranging from positive to negative symmetrically with an appropriate switching signal. The symmetrical output waveform indicates a balanced output, which is crucial for effective inverter operation. It also shows that the LC filter effectively smooths the stepped waveform. This demonstrates a significant reduction in harmonics and confirms that the chosen value of inductance and capacitance enhances the quality of the inverter output.

Figure 9(a) shows the simulation result for FFT analysis of the 7-level output without an LC filter, simulated using MATLAB/Simulink software. The fundamental frequency component at 50 Hz dominates the spectrum; however, a significant number of harmonic components still exist. The measured THD is 21.31%, exceeding the acceptable standard and indicating that the waveform still contains substantial non-fundamental content. The high THD value emphasizes the importance of employing a passive filter to attenuate the harmonic frequencies and improve the quality of the output voltage. Figure 9(b) illustrates the FFT analysis result of the filtered output voltage after the LC filter is applied. Compared to the unfiltered result, the higher-order harmonic components are significantly attenuated, resulting in a smoother output waveform. The measured THD of the filtered output voltage is 3.81%, demonstrating the LC filter's effectiveness in suppressing harmonics.




Figure 8. Simulation result of 7-level output voltage for unfiltered and filtered




Figure 9. 7-level THD voltage result: (a) without and (b) with a filter in MATLAB/Simulink

6.2. Experiment result of 7-level cascade asymmetric MLI

The THD for experimental analysis was measured using a programmable AD/DC electronic load by Chroma 68000. Figures 10(a) and 10(b) show the experimental peak-to-peak before and after applying a filter. In Figure 10(a), the unfiltered output exhibits distinct steps corresponding to the 7-level inverter topology, the same as the simulation result in Figure 8. The measured peak-to-peak voltage and RMS are 37.7 V and 10.3 V, respectively. Although the theoretical peak-to-peak voltage using 12 V and 6 V asymmetric sources is 36 V, the experimental result in Figure 10 shows a slightly higher value of 37.7 V. This discrepancy may be attributed to tolerances in the DC sources, switching transients, or measurements overshoot captured by the oscilloscope. Figure 10(b) shows the filtered output, where the waveform becomes sinusoidal with a slightly reduced peak-to-peak voltage of 29.4 V but a higher RMS voltage of 10.3 V. The effective harmonic suppression by the filter has improved power quality. The experimental results validate the simulation analysis, demonstrating the importance of filtering in multilevel inverters. Meanwhile, the measured THD without and with the filter was 21.61% and 1.5%, respectively.

Figure 11(a) illustrates the experimental result of a 7-level FFT without a filter, which gets an amplitude value of 67.58 dB. The vertical axis represents the magnitude of the harmonic components in decibels (dB). Higher peaks indicate stronger harmonic components. The horizontal axis shows the frequency components of the output waveform. The fundamental frequency is visible at 50 Hz. For the harmonic spectrum, the tallest spike corresponds to the fundamental frequency (50 Hz), while the smaller peaks appearing at harmonic frequencies such as 150 Hz, 250 Hz, and 350 Hz represent higher-order harmonic components with reduced magnitudes. These harmonics are caused by the inverter's switching operation and the absence of a filter.

Figure 11(b) illustrates the result of a 7-level FFT with the application of a filter, which gets an amplitude value of 67.79 dB. It is similar to the unfiltered case; the tallest spike represents the fundamental frequency component at 50 Hz. Compared to the unfiltered result, the higher-frequency harmonics like

150 Hz, 250 Hz, and subsequent harmonics are significantly attenuated. The harmonic spikes that were prominent in the unfiltered spectrum are now much smaller, indicating the filter's effectiveness in suppressing harmonics. The overall spectrum shows a cleaner signal, with the fundamental frequency dominating and reduced distortion components.




Figure 10. Experiment result of 7-level peak to peak with (a) unfiltered and (b) filtered output voltage




Figure 11. Experimental FFT results for (a) unfiltered output voltage and (b) filtered output voltage

7. DISCUSSION

The values of the THD observed in the simulation without a filter which was approximately 21.4%. The THD measured during the experimental setup without a filter was 21.61%, which means experimental results are higher by 0.21% compared to simulation results. The THD observed in the simulation with a filter was approximately 3.81%. The THD measured during the experimental setup a filter was 1.5%, which means experimental results are lower by 2.31% compared to simulation results. The difference in THD between simulation and experimental results is likely due to dead-time effects, non-ideal components, filter design, and switching losses. Switching devices use dead-time to stop complementary switches in the inverter from conducting at the same time. This can distort the output waveform and increase THD. In simulations, components like switches, diodes, and capacitors are often considered ideal, while real components have imperfections such as parasitic capacitance, resistance, and switching losses.

Variations in THD may result from differences between the theoretical design utilized in the simulation and the actual implementation of the filter. Experimental filters might not perform exactly as modelled. Switching devices in the experimental setup may result in losses, which cannot be accounted for in simulations, and can affect the harmonic content of the output. Previous work often achieved THD reduction by inserting or using complex control algorithms. The FPGA implementation provides precise timing control and reduces the switching overlap, which results in THD reduction.

The performance of the proposed FPGA-controlled modulation was compared with two established methods: Sinusoidal PWM (SPWM) and phase-disposition PWM (PDPWM). These conventional techniques are known for their straightforward implementation, but in most 7-level inverters, their THD remains around

3 to 5%. In this paper, the sequential switching pattern performed by the FPGA produced an experimental THD of 1.5%, displaying a noticeably smoother waveform. Because the pulse timing was generated directly in the prototype, each device switched less times per cycle roughly 30% less than in SPWM thereby significantly reducing switching losses and thermal stress.

To examine device reliability, the drain–source voltage V_{DS} of each MOSFET was recorded with a Tektronix TDS3024B oscilloscope under rated load. The measured peak stresses were 12 V for the upper bridge and 6 V for the lower bridge, equal to their corresponding DC-source voltages. From the observation, no overshoot beyond these limits, confirming safe-operating conditions. Voltage stress remained symmetric over positive and negative half-cycles, specifying that the asymmetric modulation and gating sequence maintained balanced sharing among all switches throughout the cycle.

8. CONCLUSION

In this paper, the 7-level cascaded asymmetric MLI represents a significant leap in power electronics. The proposed system is able to produce an output waveform that is almost sinusoidal with fewer harmonics and better efficiency. The THD obtained from simulation was reduced from 21.31% (unfiltered) to 3.81% (filtered), while the experimental THD was reduced from 21.61% to 1.5%, confirming the effectiveness of the proposed inverter design. Due to this, it can be used as an energy source in renewable energy systems such as electric vehicle drives as well as in medium-voltage industrial drives. However, implementation of CHB-MLI also presents some challenges, such as difficulty associated with control strategies and the need for several isolated DC sources. Future work may focus on implementing advanced modulation techniques, such as selective harmonic elimination or AI-based modulation, to further reduce the THD.

FUNDING INFORMATION

Communication of this research is made possible through monetary assistance by Universiti Tun Hussein Onn Malaysia and the UTHM Publisher's Office via Publication Fund E15216 and TIER 1 (Vot Q549).

AUTHOR CONTRIBUTIONS STATEMENT

This journal uses the Contributor Roles Taxonomy (CRediT) to recognize individual author contributions, reduce authorship disputes, and facilitate collaboration.

Name of Author	C	M	So	Va	Fo	I	R	D	O	E	Vi	Su	P	Fu
Afarulrazi Abu Bakar	✓	✓		✓	✓			✓		✓	✓	✓	✓	✓
Hazwaj Mhd Poad		✓		✓	✓			✓	✓	✓		✓	✓	✓
Benjamin Ho Hao Xian	✓		✓		✓	✓	✓		✓		✓			
Tharnisha			✓	✓	✓	✓				✓	✓			
Sithanathan														
Wahyu Mulyo Utomo			✓	✓	✓		✓			✓		✓		
Triyanto Pangaribowo			✓			✓				✓				✓

C : Conceptualization

M : Methodology

So : Software

Va : Validation

Fo : Formal analysis

I : Investigation

R : Resources

D : Data Curation

O : Writing - Original Draft

E : Writing - Review & Editing

Vi : Visualization

Su : Supervision

P : Project administration

Fu : Funding acquisition

CONFLICT OF INTEREST STATEMENT

Authors state no conflict of interest.

DATA AVAILABILITY




The authors confirm that the data supporting the findings of this study are available within the article and its figures. Additional details can be obtained from the corresponding author upon request.

REFERENCES




- [1] M. A. Hosseinzadeh, M. Sarebanzadeh, E. Babaei, M. Rivera, and P. Wheeler, "A switched-DC source sub-module multilevel inverter topology for renewable energy source applications," *IEEE Access*, vol. 9, pp. 135964–82, 2021, doi: 10.1109/ACCESS.2021.3115660.
- [2] D. J. Almahles, J. S. M. Ali, S. Padmanaban, M. S. Bhaskar, U. Subramaniam, and R. Sakthivel, "An original hybrid multilevel DC-AC converter using single-double source unit for medium voltage applications: hardware implementation and investigation," *IEEE Access*, vol. 8, pp. 71291–71301, 2020, doi: 10.1109/ACCESS.2020.2986932.
- [3] V. Sirohi, T. S. Saggi, J. Kumar, and B. Gill, "Implementation of a novel multilevel inverter topology with minimal components—an experimental study," *IEEE Canadian Journal of Electrical and Computer Engineering*, vol. 47, no. 1, pp. 7–14, 2024, doi: 10.1109/ICJECE.2023.3340326.
- [4] N. Prabaharan and K. Palanisamy, "A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications," *Renewable and Sustainable Energy Reviews*, vol. 76, pp. 1248–1282, Sep. 2017, doi: 10.1016/j.rser.2017.03.121.
- [5] M. K. Das, S. S. Chauhan, P. Buduma, K. C. Jana, and S. Ishara, "A hybrid novel cascaded asymmetrical 21-level inverter with reduced switches," in *2020 3rd International Conference on Energy, Power and Environment: Towards Clean Energy Technologies*, IEEE, Mar. 2021, pp. 1–6. doi: 10.1109/ICEPE50861.2021.9404463.
- [6] R. R. Karasani, V. B. Borghate, P. M. Meshram, H. M. Suryawanshi, and S. Sabyasachi, "A three-phase hybrid cascaded modular multilevel inverter for renewable energy environment," *IEEE Transactions on Power Electronics*, vol. 32, no. 2, pp. 1070–1087, Feb. 2017, doi: 10.1109/TPEL.2016.2542519.
- [7] S. S. Barah and S. Behera, "An optimize configuration of h-bridge multilevel inverter," in *2021 1st International Conference on Power Electronics and Energy (ICPEE)*, IEEE, Jan. 2021, pp. 1–4. doi: 10.1109/ICPEE50452.2021.9358533.
- [8] C.-M. Young, N.-Y. Chu, L.-R. Chen, Y.-C. Hsiao, and C.-Z. Li, "A single-phase multilevel inverter with battery balancing," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 5, pp. 1972–1978, May 2013, doi: 10.1109/TIE.2012.2207656.
- [9] R. Samanbakhsh, F. M. Ibanez, P. Koochi, and F. Martin, "A new asymmetric cascaded multilevel converter topology with reduced voltage stress and number of switches," *IEEE Access*, vol. 9, pp. 92276–92287, 2021, doi: 10.1109/ACCESS.2021.3092691.
- [10] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Pérez, "A survey on cascaded multilevel inverters," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010, doi: 10.1109/TIE.2009.2030767.
- [11] T. Fouda, "Total harmonic distortion (THD) analysis of 5-level and 7-level cascaded multilevel inverters at different switching frequencies," in *2024 25th International Middle East Power System Conference (MEPCON)*, IEEE, Dec. 2024, pp. 1–7. doi: 10.1109/MEPCON63025.2024.10850392.
- [12] S. S. Lee, Y. Yang, Y. P. Siwakoti, and R. Barzegarkhoo, "Improved cascaded h-bridge multilevel inverters with voltage-boosting capability," *Electronics*, vol. 10, no. 22, p. 2801, Nov. 2021, doi: 10.3390/electronics10222801.
- [13] C. Dhanamjayulu *et al.*, "Real-time implementation of a 31-level asymmetrical cascaded multilevel inverter for dynamic loads," *IEEE Access*, vol. 7, pp. 51254–51266, 2019, doi: 10.1109/ACCESS.2019.2909831.
- [14] K. Boora and J. Kumar, "A novel cascaded asymmetrical multilevel inverter with reduced number of switches," *IEEE Transactions on Industry Applications*, vol. 55, no. 6, pp. 7389–7399, Nov. 2019, doi: 10.1109/TIA.2019.2933789.
- [15] M. Coppola, F. Di Napoli, P. Guerriero, D. Iannuzzi, S. Daliento, and A. Del Pizzo, "An FPGA-based advanced control strategy of a grid-tied PV CHB inverter," *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 806–816, 2016, doi: 10.1109/TPEL.2015.2405416.
- [16] D. Chittathuru, S. Padmanaban, and R. Prasad, "Design and implementation of asymmetric cascaded multilevel inverter with optimal components," *Electric Power Components and Systems*, vol. 49, no. 4–5, pp. 361–374, Mar. 2021, doi: 10.1080/15325008.2021.1970290.
- [17] R. Ranjith and C. Dhanamjayulu, "A novel 25-level asymmetrical multilevel inverter with reduced devices count," in *2021 Innovations in Power and Advanced Computing Technologies (i-PACT)*, IEEE, Nov. 2021, pp. 1–6. doi: 10.1109/i-PACT52855.2021.9696722.
- [18] M. Ahmed *et al.*, "Classical control for unequal DC sources five-level inverter-based SHE technique," *Energies*, vol. 13, no. 18, p. 4715, Sep. 2020, doi: 10.3390/en13184715.
- [19] R. K. Antar, "Multilevel inverter with unequal and selected DC voltage sources using modified absolute sinusoidal PWM technique," in *2018 1st International Scientific Conference of Engineering Sciences - 3rd Scientific Conference of Engineering Science (ISCES)*, IEEE, Jan. 2018, pp. 62–67. doi: 10.1109/ISCES.2018.8340529.
- [20] R. Heredia-Barba, J. A. Juárez-Abad, J. Linares-Flores, M. A. Contreras-Ordaz, and J. L. Barahona-Ávalos, "Passivity-based controller for a high-energy-quality active rectifier-DC motor system: an FPGA implementation," *Journal of Power Electronics*, vol. 23, no. 4, pp. 666–676, Apr. 2023, doi: 10.1007/s43236-022-00563-2.
- [21] A. Ballouti, N. Belhaouchet, and A. D. Benhamadouche, "FPGA implementation of fixed-point model for a single-phase AC-DC converter with unity power factor," *Journal Européen des Systèmes Automatisés*, vol. 55, no. 2, pp. 181–187, Apr. 2022, doi: 10.18280/jesa.550204.
- [22] A. A. Bakar, W. M. Utomo, T. Taufik, and S. Aizam, "Design of analog to digital converter for DC to DC boost converter with constant output voltage," in *Conference: The 3rd International Conference on Computer Engineering and Mathematical Sciences (ICCEMS 2014)*, 2014.
- [23] A. A. Bakar, W. M. Utomo, S. A. Zulkifli, E. Sulaiman, M. Z. Ahmad, and M. Jenal, "DC-DC interleaved boost converter using FPGA," in *2013 IEEE Conference on Clean Energy and Technology (CEAT)*, IEEE, Nov. 2013, pp. 98–101. doi: 10.1109/CEAT.2013.6775607.
- [24] A. A. Bakar, W. M. Utomo, T. Taufik, and A. Ponniran, "Modeling of FPGA- and DSP-based pulse width modulation for multi-input interleaved DC/DC converter," *International Review of Electrical Engineering (IREE)*, vol. 14, no. 1, p. 79, Feb. 2019, doi: 10.15866/iree.v14i1.13928.
- [25] T. Sithanathan, A. A. Bakar, B. Sannasy, W. M. Utomo, and T. Taufik, "Fast synchronization with enhanced switching control for grid-tied single-phase square wave inverter using FPGA," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 15, no. 2, p. 1105, Jun. 2024, doi: 10.11591/ijpeds.v15.i2.pp1105-1116.
- [26] A. A. Bakar, B. Sannasy, H. M. Poad, T. Sithanathan, W. M. Utomo, and N. F. D. Rosli, "Digitally fast synchronization of single-phase grid-tied inverter using FPGA," *International Journal of Power Electronics and Drive Systems (IJPEDS)*, vol. 15, no. 4, p. 2452, Dec. 2024, doi: 10.11591/ijpeds.v15.i4.pp2452-2461.
- [27] A. Agarwal and V. Agarwal, "FPGA based variable frequency AC to AC power conversion," *Electric Power Systems Research*, vol. 90, pp. 67–78, Sep. 2012, doi: 10.1016/j.epsr.2012.04.003.

BIOGRAPHIES OF AUTHORS






Afarulrazi Abu Bakar    was born in Johor, Malaysia, in May 1980. He received his B.Eng. degree in electrical engineering from Universiti Teknologi Mara (UiTM), Malaysia, in 2004 and M.Eng. and Ph.D. degrees from Universiti Tun Hussein Onn Malaysia (UTHM) in 2019 and 2007, respectively. He has been working as a Senior Lecturer at the Department of Electrical Engineering, Faculty of Electrical and Electronic Engineering, UTHM, since 2007. His research interests include renewable energy, grid-connected systems, DC-DC converters, multiple-input converters, multiphase, resonant converters, and advanced controller design. He can be contacted at email: afarul@uthm.edu.my.






Hazwaj Mhd Poad    is a member of the IEEE and the IEEE Signal Processing Society. He has been working as a senior lecturer at the Department of Electronic Engineering, Faculty of Electrical and Electronic Engineering, UTHM, since 2004. He graduated from Oita University, Japan, with a B.Eng. and an M.Eng. in 2002 and 2004, respectively. His research interest is in embedded systems. He can be contacted at email: hazwaj@uthm.edu.my.






Benjamin Ho Hao Xian    was born in Johor, Malaysia, in Aug 2000. He received his B.Eng. degree in electrical engineering from Universiti Tun Hussein Onn Malaysia (UTHM), Malaysia, in 2025. His research interests include power electronics and multilevel inverters. He can be contacted at email: hobenjamin16@gmail.com.






Tharnisha Sithanathan    was born in Perak, Malaysia, in May 1997. She received her B.Eng. degree in Electrical Engineering from Universiti Tun Hussein Onn Malaysia (UTHM), Malaysia, in 2023. She has been pursuing an M.Eng. at UTHM since 2023. Her current research interests include power electronics and renewable energy. She can be contacted at email: tharnisha97@gmail.com.



Wahyu Mulyo Utomo    was born in Pati, Indonesia, in 1969. He received a B.S. degree in Electrical Engineering from Universitas Brawijaya Malang in 1993, an M.S. degree in Electrical Engineering from the Institute Sepuluh Nopember Surabaya in 2000, and a Dr. Eng Degree from Universiti Teknologi Malaysia in 2007. He is currently an Associate Professor at the Department of Electrical Power Engineering, Faculty of Electrical and Electronic Engineering, Universiti Tun Hussein Onn Malaysia. His current research interests include the area of power electronics and motor drives control. He can be contacted at email: wahyu@uthm.edu.my.



Triyanto Pangaribowo    received his Master of Engineering (M.T.) degree in Electrical Engineering from Universitas Mercu Buana, Jakarta (2012). He is a lecturer in Electrical Engineering at Universitas Mercu Buana Jakarta. He is currently pursuing a Ph.D. degree in Electrical Engineering at Universiti Tun Hussein Onn Malaysia. His current research interests include the areas of renewable energy, fuel cells, and artificial intelligence. He can be contacted at email: triyanto.pangaribowo@mercubuana.ac.id.