A Survey and Experimental Verification of Modular Multilevel Converters

Sreedhar Madichetty*, Dasgupta Abhijit*, Sivaji Jinka**

*School of Electrical Engineering, KIIT University
** VIT University

ABSTRACT

This article primarily brings to limelight the Multi-level converters review and specifically the form and function of modular multilevel converter (MMC) with their modulation, design considerations, balancing issues, control schemes, and applications. This article intends to make a detailed analysis of MMC with their controller related issues in comprehensive manner. It is an approach for MMC design and modulation schemes in easy manner. Furthermore, a five level MMC have been designed with optimal controller and verified by its experimental results and explored. In addition to that, this approach draws strategic conclusions on MMC towards making the system more robust in operation, less complex in design and control.

Copyright © 2014 Institute of Advanced Engineering and Science. All rights reserved.

1. INTRODUCTION

Many investigations in the field of modular multi-level inverters have led to successful operation in HVDC systems. In recent times, in the power transmission era, for very long distances, high voltage DC (HVDC) transmission lines based on current source inverters (CSI) and voltage source inverters (VSI) are found to be offering more economic and cost effective power transmission. But, recently HVDC transmission systems based on VSI have received increasing attention due to many opportunities like the grid access of weak AC networks, independent control of active and reactive power, supply of passive networks and black start capability, high dynamic performance and small space requirements [1]-[3].

In particular, the novel power converter topology for MMC has been intensively researched, developed, and evaluated against many features like high modularity, simple scalability, low expense of filters, robust control, simple in design and redundancy. This converter is composed by identical power cells connected in series, each one built up with standard components, enabling the connection to high voltage poles. Although the MMC and derived topologies offer several advantages, simultaneously they also introduce a more complex design of the power circuit and control goals, which have been the main reason for the recent and ongoing research. Furthermore, Medium Voltage Converters are an interesting area for the application of MMCs. This paper is organized in four sections. Section-1 introduces the MMC. Section 2 discusses the different topologies and modulation techniques. Section-3 should discuss the different control techniques, fault tolerant operation and its experimental verification and finally conclusion with recommendations are provided.
2. MODULAR MULTI-LEVEL CONVERTER TOPOLOGIES AND MODULATION TECHNIQUES

There are many topologies are existing in literature, after careful review, based on function and its applicability, it has been divided as follows:

a) Single star bridge cells (SSBC)
b) Single delta bridge cells (SDBC)
c) Double star chopper cells (DSCC)
d) Double star bridge cells (DSBC)

The vital difference between the chopper and bridge cells are the switches in place of capacitors as presented in below sub-module configuration, Figure 1 [4]-[10], [37].

Single star, Double star chopper cells are shown in Figure 1. The current flowing through the R phase top limb, bottom limb, circulating current and R phase currents are represented by ‘\(i_{r1}\)’, ‘\(i_{r2}\)’, ‘\(i_{cir}\)’, ‘\(i_{r}\)’ respectively. By virtue of KCL on Figure 1;

\[
i_{r_r} = i_{cir} + \frac{i_{r}}{2}
\]
The circulating current consists of both alternating currents (ac) components and direct current (dc) components as follows:

\[ i_{cir} = \frac{1}{2} (i_{tr} + i_{pr}) \]  

(3)

This circulating current is the unique feature of this topology. This current consists of both DC & AC component, where the DC component is:

\[ i_{dcir} = \frac{i_o}{3} \]  

(5)

Where \( i_{o} \) is the total output current.

In order to find out voltage for the ‘R’ phase, KVL is applied to Figure 1. Then the voltage across the R phase top limb, \( V_{t_r} \) and resistance, \( R_{top} \), for bottom limb, \( V_{b_r} \) and resistance, \( R_{low} \), circulating currents, \( i_{cir} \), with supply voltage, \( V_{dc} \), \( V_{n} \), represents the voltage of limb ‘n’, and \( N \) represents the number of modules.

\[ V_{t_r} = V_{dc} - \sum_{n=1}^{N} V_{nt} - L_{top} \frac{d i_{tr}}{dt} - R_{top} \cdot i_{tr} \]  

(6)

\[ V_{b_r} = V_{dc} + \sum_{n=N+1}^{2N} V_{nt} + L_{low} \frac{d i_{lr}}{dt} + R_{low} \cdot i_{lr} \]  

(7)

Applying (1) & (2) in Equation (6) and (7), we have:

\[ V_{acout} = \frac{1}{2} \left[ \sum_{n=N+1}^{2N} V_{ntr} - \sum_{n=1}^{N} V_{ntr} \right] - L_{top+low} \frac{d i_{cir}}{dt} - R_{top+low} \cdot i_{circ} \]  

(8)

In verdict, the output voltage depends upon the current \( i_{circ} \) and the difference of voltage in the modules. From Equation (8), as long as the \( L_{top+low} \) will be present in the circuit; losses will occur; the output voltage will vary.

This circulating current can be expressed as:

\[ L_{tot} \frac{d i_{cir}}{dt} + R_{tot} \cdot i_{cir} = \frac{V_{dc}}{2} - \frac{[\sum_{n=N+1}^{2N} V_{ntr} - \sum_{n=1}^{N} V_{ntr}]}{2} = V_{cir} \]  

(9)

As shown in the Equation (9), \( L_{tot} \cdot \frac{d i_{cir}}{dt} + R_{tot} \cdot i_{cir} \) is the voltage drop in one limb that can also be referred as the difference between lower and upper arm voltages. The outcomes of the above equation are:

a) The arm voltage drop is equal to the difference of source voltage and sum of voltages of upper and lower modules.

b) The \( i_{cir} \) depends upon the source voltage \( V_{dc} \) and sum of cell voltages.

c) Consequently, by adding or subtracting the same amount of voltage from both arms will not result in any substantial change the AC side output voltage, but it affects circulating current.

The upper and lower arm voltages inclusive of sub modules are shown in Equation (10) and (11):

\[ V_{t_r} = \sum_{n=1}^{N} V_{nt} = \frac{V_{dc}}{2} - V_{a} + \sum_{n=1}^{N} V_{tr} \]  

(10)

\[ V_{b_r} = \sum_{n=N+1}^{2N} V_{nt} = \frac{V_{dc}}{2} + V_{b} + \sum_{n=1}^{N} V_{tr} \]  

(11)

2.1. Modulation Strategies

From the exhaustive survey of literature, it classifies primarily two methods of modulation strategies depending upon the operation of MMC [11]-[21].

a) Zero voltage applied to the arm inductors.

b) Voltage applied to the arm inductors.
1) With this strategy, the voltage provided by the upper and lower inductors are zero i.e. \( V_{tr} = V_{lr} \). Hence the voltage levels provided by them are 0 or \( \frac{V_{dc}}{N} \), hence the number of levels obtained from them is \( N+1 \) and the numbers of inserted cells are constant.

2) In this case, upper and lower cells have different voltage levels \( V_{tr} \) and \( V_{lr} \), so as to generate different voltage across the limbs. This leads to higher number of voltage levels in the output voltage which is equal to \( 2N+1 \). Here the numbers of inserted cells are not constant, which may be equal to \( N+1 \), \( N \), \( N-1 \). In this method, the circulating current can be controlled, but due to the presence of circulating currents; higher ripples will come in to the picture. However, to reduce the ripple content, a large number of inductors are required.

Considering the five levels MMC as represented in Figure 1, the switching operations are shown in table below. For understanding purpose the top four switches \( S_1, S_2, S_3, S_4 \) are shown as \( I_1, I_2, I_3, I_4 \) and the bottom four switches as \( I_6, I_7, I_8, I_9 \) for a leg. In the other hand, the auxiliary switches are in opposite manner of the main switches with a delay; this is explained in Table 2 and 3. In the Table 1, the switching states for a MMI are shown. The state of ‘1’ indicates the switch is in ON condition and OFF for ‘0’. Primarily it consists of ‘one’ state of \( \frac{V}{2} \) output voltage and ‘16’ states of \( \frac{V}{4} \) output voltage and ‘16’ states of ‘0’ voltage. The Table 2 shows the basic operations of redundancies switch state condition of one upper limb. Finally the Table 3 shows the capacitor charging status of upper limb. Table 2 and Table 3 indicates the redundant switching and capacitor status in one sub module. Upward arrow indicates the capacitor charging and else discharging.

<table>
<thead>
<tr>
<th>State ( +\frac{V}{2} )</th>
<th>( S_1 )</th>
<th>( S_2 )</th>
<th>( S_3 )</th>
<th>( S_4 )</th>
<th>( S_5 )</th>
<th>( S_6 )</th>
<th>( S_7 )</th>
<th>( S_8 )</th>
<th>( S_9 )</th>
<th>( S_{10} )</th>
<th>( S_{11} )</th>
<th>( S_{12} )</th>
<th>( S_{13} )</th>
<th>( S_{14} )</th>
<th>( S_{15} )</th>
<th>( S_{16} )</th>
<th>( S_{17} )</th>
<th>( S_{18} )</th>
<th>( S_{19} )</th>
<th>( S_{20} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( -\frac{V}{2} )</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( -\frac{V}{4} )</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1. Basic Switching Operation of a Five Level MMC

<table>
<thead>
<tr>
<th>( +\frac{V}{2} )</th>
<th>( S_1 )</th>
<th>( S_2 )</th>
<th>( S_3 )</th>
<th>( S_4 )</th>
<th>( S_5 )</th>
<th>( S_6 )</th>
<th>( S_7 )</th>
<th>( S_8 )</th>
<th>( S_9 )</th>
<th>( S_{10} )</th>
<th>( S_{11} )</th>
<th>( S_{12} )</th>
<th>( S_{13} )</th>
<th>( S_{14} )</th>
<th>( S_{15} )</th>
<th>( S_{16} )</th>
<th>( S_{17} )</th>
<th>( S_{18} )</th>
<th>( S_{19} )</th>
<th>( S_{20} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( -\frac{V}{2} )</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( -\frac{V}{4} )</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Table 2. Basic Switching Operation of a Redundancy Switching State in MMC

<table>
<thead>
<tr>
<th>State</th>
<th>Current</th>
<th>Switching</th>
<th>Capacitor</th>
<th>Capacitor</th>
</tr>
</thead>
<tbody>
<tr>
<td>1010</td>
<td>$i_a &gt; 0$</td>
<td>$S_1$ $D_2$</td>
<td>$C_{s_1}$ $\uparrow$</td>
<td>$C_{s_4}$ $\downarrow$</td>
</tr>
<tr>
<td>1010</td>
<td>$i_a &lt; 0$</td>
<td>$S_2$ $D_1$</td>
<td>$C_{s_4}$ $\uparrow$</td>
<td>$C_{s_5}$ $\downarrow$</td>
</tr>
<tr>
<td>0110</td>
<td>$i_a &gt; 0$</td>
<td>$S_2$ $D_1$</td>
<td>$C_{s_5}$ $\uparrow$</td>
<td>$C_{s_4}$ $\downarrow$</td>
</tr>
<tr>
<td>0110</td>
<td>$i_a &lt; 0$</td>
<td>$S_1$ $D_2$</td>
<td>$C_{s_4}$ $\uparrow$</td>
<td>$C_{s_5}$ $\downarrow$</td>
</tr>
<tr>
<td>0101</td>
<td>$i_a &gt; 0$</td>
<td>$S_1$ $D_2$</td>
<td>$C_{s_1}$ $\uparrow$</td>
<td>$C_{s_3}$ $\downarrow$</td>
</tr>
<tr>
<td>0101</td>
<td>$i_a &lt; 0$</td>
<td>$S_2$ $D_1$</td>
<td>$C_{s_1}$ $\uparrow$</td>
<td>$C_{s_3}$ $\downarrow$</td>
</tr>
<tr>
<td>1001</td>
<td>$i_a &gt; 0$</td>
<td>$S_2$ $D_1$</td>
<td>$C_{s_3}$ $\uparrow$</td>
<td>$C_{s_1}$ $\downarrow$</td>
</tr>
<tr>
<td>1001</td>
<td>$i_a &lt; 0$</td>
<td>$S_1$ $D_2$</td>
<td>$C_{s_3}$ $\uparrow$</td>
<td>$C_{s_1}$ $\downarrow$</td>
</tr>
</tbody>
</table>

Table 3. Basic Capacitor Switching Operation of a Redundancy Switching State in MMI

<table>
<thead>
<tr>
<th>$S_1$</th>
<th>$S_2$</th>
<th>$V_{out}$</th>
<th>Current</th>
<th>Power</th>
<th>Capacitor</th>
</tr>
</thead>
<tbody>
<tr>
<td>On</td>
<td>Off</td>
<td>0</td>
<td>$i_{out} &gt; 0$</td>
<td>$S_1$</td>
<td>Undefined</td>
</tr>
<tr>
<td>On</td>
<td>Off</td>
<td>0</td>
<td>$i_{out} &lt; 0$</td>
<td>$D_1$</td>
<td>Undefined</td>
</tr>
<tr>
<td>Off</td>
<td>On</td>
<td>$V_{dc}$</td>
<td>$i_{out} &gt; 0$</td>
<td>$D_2$</td>
<td>Charge</td>
</tr>
<tr>
<td>Off</td>
<td>On</td>
<td>$V_{dc}$</td>
<td>$i_{out} &lt; 0$</td>
<td>$S_2$</td>
<td>Discharge</td>
</tr>
</tbody>
</table>

Due to the uneven voltage distribution in the legs of a phase, circulating currents will flow through the system. It consists of current harmonics which deteriorates the system performance. Here, an attempt is made to derive the current harmonics present in circulating currents and its necessary controller to suppress the same. The instantaneous voltage across the capacitors are denoted as $V_{c_1}, V_{c_2}, V_{c_3}, V_{c_4}, \ldots, V_{c_N}$. Also the voltage distribution across the capacitors is considered to be the same.

$$V_{c_1} = V_{c_2} = V_{c_3} = V_{c_4} = \ldots = V_{c_N}. \quad (12)$$

Under any switching conditions, the average voltage across the upper arm switches are shown as:

$$\frac{V_{C_R}}{N} = \frac{V_{DC} + \Delta V_{Cu}}{N} \quad (13)$$

The total capacitor voltage of the capacitor is shown in Equation (3) and the deferential capacitor voltage is shown in the Equation (4), in the same way Equation (16), (17) and (18) for the lower limb.

$$V_{Cu} = V_{c_1} + V_{c_2} + V_{c_3} + \ldots + V_{c_N}. \quad (14)$$

$$\Delta V_{Cu} = \Delta V_{c_1} + \Delta V_{c_2} + \Delta V_{c_3} + \ldots + \Delta V_{c_N}. \quad (15)$$

$$\frac{V_{C_L}}{N} = \frac{V_{DC} + \Delta V_{CL}}{N} \quad (16)$$

$$V_{CL} = V_{c(N+1)} + V_{c(N+2)} + \ldots + V_{c2N} \quad (17)$$

$$\Delta V_{CL} = \Delta V_{c(N+1)} + \Delta V_{c(N+2)} + \ldots + \Delta V_{c2N} \quad (18)$$

The circulating currents in the arm inductors consists of both DC and AC components. These AC components are called as the harmonics, since those are rotating with the higher frequencies in the system.

$$i_{cir} = \frac{i_d}{3} + \sum_{n=1}^{N} (i_{acn}) \quad (19)$$

$$i_{cir} = \frac{i_d}{3} + i_{ac1} + i_{ac2} + i_{ac3} + \ldots + i_{acN} \quad (20)$$
In order to derive the circulating voltage and current, we need the output voltage of a single phase from the three phase:

\[ V_R = \frac{V_{dc}m \sin(\omega_c t)}{2} \]  

(21)

\[ I_R = I_p \sin(\omega_p t - \varphi) \]  

(22)

‘m’ is the modulation index of a signal. Yet again, the actual voltages are shown below:

\[ V_{acu} = N_1 V_{ac} \left( 1 - m \sin(\omega_c t) \right) \left( V_{ac} + \Delta V_{cu} \right) \]  

(23)

\[ V_{act} = N_1 V_{ac} \left( 1 + m \sin(\omega_c t) \right) \left( V_{ac} + \Delta V_{cl} \right) \]  

(24)

Therefore, the total voltage is;

\[ V_{ac} = V_{au} + V_{al} \]  

(25)

\[ = \frac{V_{dc}}{2} \left( 1 - m \sin(\omega_c t) \right) \left( \Delta V_{cu} + V_{ac} \right) + \frac{V_{dc}}{2} \left( 1 + m \sin(\omega_c t) \right) \left( V_{ac} + \Delta V_{cl} \right) \]  

(26)

\[ V_{au} + V_{al} = V_{dc} + \frac{m \sin(\omega_c t)(\Delta V_{cu} + \Delta V_{cl})}{2} \]  

(27)

In order to derive the disturbance voltage for the upper and lower cell capacitors of a leg i.e. \( \Delta V_{cu} \) and \( \Delta V_{cl} \):

\[ V_{cu} = \frac{1}{C_1} \int i_u(t). dt \]  

(28)

\[ V_{cl} = \frac{1}{C_2} \int i_u(t). dt \]  

(29)

At this instance,

\[ i_u = \sum_{n=0}^{n_f} i_{un} \]  

(30)

\[ i_k = \sum_{n=0}^{n_f} i_{kn} \]  

(31)

\[ N_u = \frac{1 - m \cos \omega t}{2} \]  

(32)

\[ N_l = \frac{1 + m \cos \omega t}{2} \]  

(33)

\[ V_{cu} = \frac{1}{C_{u1}} \int \sum_{n=0}^{n_f} i_{un}. \frac{1 - m \cos \omega t}{2} \]  

(34)

\[ V_{cl} = \frac{1}{C_{l1}} \int \sum_{n=0}^{n_f} i_{kn}. \frac{1 - m \cos \omega t}{2} \]  

(35)

\[ C_p = C_1 + C_2 \ldots + C_n \]  

(36)

\[ C_l = C_{n+1} + C_{n+2} \ldots + C_{2n} \]  

(37)

Now, let’s consider about the current

\[ i_{au} = i_{dc} + i_{a1} + \sum_{n=2}^{n_f} i_{acn} \]  

(38)

\[ i_{au} \rightarrow \text{The current present in the phase ‘a’ upper arm} \]

\[ i_{dc} \rightarrow \text{Dc component of the current} \]
Fundamental component of the current

Harmonic component of current.

\[ i_{ac} = i_{dc} - i_{a1} + \sum_{n=2}^{\infty} i_{ac,n} \]  

\[ i_{ac} = i_{ac,m} \cos (not + \varphi_n) \]  

\[ i_a = i_{au} + i_{al} \]  

\[ i_a = (i_{dc} + i_{a1} + \sum_{n=2}^{\infty} i_{ac,n}) + (i_{dc} - i_{a1} + \sum_{n=2}^{\infty} i_{ac,n}) \]  

Now, let’s consider about voltage for ‘N’ module in terms of capacitance:

\[ V_a = V_{au} + V_{al} \]  

By substituting Equation (45) and (46) in Equation (47), we shall have

\[ V_{dc} + \frac{1}{2C} \cdot N \cdot \int (1 - m \cdot \sin(\omega_0 t) \cdot \left( \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt + \frac{1}{2C} \cdot N \cdot \int (1 + m \cdot \sin(\omega_0 t) \cdot \left(- \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt \]  

\[ V_{dc} + \frac{1}{2C} \cdot N \cdot \int (1 - m \cdot \sin(\omega_0 t) \cdot \left( \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt + \frac{1}{2C} \cdot N \cdot \int (1 + m \cdot \sin(\omega_0 t) \cdot \left(- \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt \]  

From the Equation (51) and Equation (52), it is found that, load voltage depends upon the current \( i_y \), difference between upper & lower capacitors; \( i_{cl} \) depends only on the DC link voltage, the sum of the arm voltages [36].

3. CONTROLLER DESIGN AND FAULT TOLERANT OPERATION OF MMC

One important problem associated with modular multilevel converter is the issue of circulating current at balanced and unbalanced load condition. Mainly two types of conditions are considered and as follows:

\[ a \rightarrow \text{Fundamental component of the current} \]

\[ i_{ac} \rightarrow \text{Harmonic component of current.} \]

\[ i_{al} = i_{dc} - i_{a1} + \sum_{n=2}^{\infty} i_{ac,n} \]  

\[ i_{ac} = i_{ac,m} \cos (not + \varphi_n) \]  

\[ i_a = i_{au} + i_{al} \]  

\[ i_a = (i_{dc} + i_{a1} + \sum_{n=2}^{\infty} i_{ac,n}) + (i_{dc} - i_{a1} + \sum_{n=2}^{\infty} i_{ac,n}) \]  

\[ V_{dc} + \frac{1}{2C} \cdot N \cdot \int (1 - m \cdot \sin(\omega_0 t) \cdot \left( \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt + \frac{1}{2C} \cdot N \cdot \int (1 + m \cdot \sin(\omega_0 t) \cdot \left(- \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt \]  

\[ V_{dc} + \frac{1}{2C} \cdot N \cdot \int (1 - m \cdot \sin(\omega_0 t) \cdot \left( \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt + \frac{1}{2C} \cdot N \cdot \int (1 + m \cdot \sin(\omega_0 t) \cdot \left(- \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt \]  

\[ V_{dc} + \frac{1}{2C} \cdot N \cdot \int (1 - m \cdot \sin(\omega_0 t) \cdot \left( \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt + \frac{1}{2C} \cdot N \cdot \int (1 + m \cdot \sin(\omega_0 t) \cdot \left(- \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt \]  

From the Equation (51) and Equation (52), it is found that, load voltage depends upon the current \( i_y \),

\[ \Rightarrow [\int (1 - m \cdot \sin(\omega_0 t) \cdot \left( \frac{i_{au}}{2} + \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} \right) \cdot dt = 0 \]  

\[ \Rightarrow \frac{i_{dc}}{3} + \sum_{n=1}^{\infty} i_{acen} = 0 \]  

A Survey and Experimental Verification of Modular Multilevel Converters (Sreedhar Madichetty)
a) Under balanced condition, only positive sequence of current will flow in the buffer inductor/arm inductor.
b) Under unbalanced condition, all positive, negative and zero sequence of current will flow.

For better understanding, it can broadly classified as follows,

a) Inner current suppression of a MMC  
b) Circulating current suppression method  
c) Capacitor voltage balancing method  
d) Synchronous Sampling Control and its effect  
e) Dual Vector Control  
f) Estimation of energy by using arm inductance and stored capacitance

Form the Equation (49) and Equation (50) one can conclude that, as the arm inductance increases, the circulating current decreases. Due to this effect there is an increase in the value of inductance, the cost and space requirement will also increase. It urges the need to control the circulating current instead of increasing inductance. It [22] proposes, under balanced conditions, negative sequence component of circulating current in each arm rotates at double the line frequency. So, $\Delta$ control method was stated by transforming the a-c-b sequence with a double line frequency into d-q sequence at rotational reference frame. But this method was not been able to eliminate the circulating current totally at underbalanced conditions. As per the article [23] a proposed control method with realization of instantaneous power of each leg, and also an algorithm to reduce the circulating currents and d-c link voltages ripples. Unfortunately it has a disadvantage of inclusion of double line frequency ripple. In [24], proposed a-b-c reference frame to control the circulating currents but have the disadvantage of generating a delay however, it cannot improve the transient response occurring in the inner balancing currents. Again in [25] proposed a model of predictive control which took ac-side current, circulating currents and sub-module voltage balancing, by detecting the switch status to minimize the cost function. But, this study [26] analyses each individual phase’s instantaneous power to reduce the active power ripple, when negative sequence component was generated. This instantaneous power begins with the positive, negative and zero sequence components with double frequencies and dc components. The disadvantage of this method is the use of a complicated PIR notch filter used to control each component separately. Due to unbalance in the upper and lower arm of the MMC, circulating currents will develop. These even harmonics and circulating currents can be suppressed by using a controller and designed as follows.

$$\text{Re} \ h(s) = \frac{K_h \cdot s}{s^2 + (kh_0)^2} \quad (h = 2, 4, 6, \ldots) \quad (53)$$

$$H(s) = \frac{i_{circ}(s)}{i_{crr, f}(s)} = \frac{2Ls}{1+2Ls} \left( \sum_{h=2,4}^{h=6} \frac{K_h \cdot s}{s^2 + (kh_0)^2} \right) \quad (54)$$

But $i_{crr}$ will consist of the DC components also.

$$H_c(j_0) = \frac{2Lj_0}{1-2Lj_0} \left( \sum_{h=2,4}^{h=6} \frac{-jK_h \cdot \omega}{\omega^2 + (kh_0)^2} \right) \quad (55)$$

By considering the upper arm, the output voltage of the upper arm is, $V_{\text{top}} = V_{\text{dc}}/4$, which lies in between: $k_1 \cdot V_{\text{top}} < V_{\text{top}} < (k_1+1) \cdot V_{\text{top}}$; where $k_1$ is a positive integer, $k_h$ is a proportional constant. In order to produce a voltage $'V_r'$ at a certain time, $k_1$ sub-module capacitors will be insufficient and if we consider $(k_1+1)$, sub-module capacitors then it will generate over voltage. Hence, $k_1$ module is taken as $1_r$ to provide major part, and $(k_1+1)$ is taken as $O_\cap$ for the remaining part.

$$k_1 = \int \frac{V_r}{V_{\text{top}}} = \int \frac{V_r}{V_{\text{dc}}} \quad (56)$$

Then the reference voltage can be calculated as:

$$V_{r, \text{ref}} = V_t - k_1 \cdot \frac{V_{\text{dc}}}{N} \quad (57)$$
In order to control the voltage balancing of the sub module capacitor there are two effective ways
a) Virtual loop mapping
b) Selective virtual loop mapping
The above mentioned two methods are based on the comparison of the capacitor voltage. In this method a counter up counter method is deployed to control the mapping relations which will be equal to or less than the carrier frequency. The range of counter is 0-(Counter-1) [27]-[35].

The above method is applicable only when the system is operated at well balanced conditions. But the system will retain such a position in practical due to variation in circulating currents, modulation singles. Conclusively, the accuracy of the method is applicable here. From the literature [36]-[37], a method is proposed where there is a need to sort the capacitor voltages frequently resulting consumption of more time & implementation of an avoidable complicacy in the hardware(complex at higher voltage levels).

Instead, once the maximum and minimum values of capacitor voltages and their corresponding directions can be picked. In order to minimize the delay of PWM signal, a synchronous sampling control is implemented. Here [47]-[53], it is considered with a continuous model instead of discrete model, due to the following advantages:

a) Discrete model do not allow an analytical approach to model the converter and design the control system.

b) Numerical solutions of sub-module with higher number of switching actions require considerable time.

Therefore adding some voltage will not affect the load voltage but it will affect the current, then the total circulating current will be controlled and system can maintain steady state condition.

\[
\frac{d}{dt}(V_{	ext{cu}}) = \frac{V_{	ext{Cl}}}{2} - \frac{R}{2} i_{\text{load}} - L \frac{d}{dt}(i_{\text{load}}) - \frac{V_{\text{el}}}{2} - V_{\text{ci}}
\]

\[
V_{\text{el}} = \frac{V_{\text{cu}}}{2} - \frac{R}{2} i_{\text{load}} - L \frac{d}{dt}(i_{\text{load}}) - \frac{V_{\text{cl}}}{2} - V_{\text{ci}}
\]

\[
V_{\text{el}} \approx \frac{V_{\text{cm}}}{2} - \frac{V_{\text{cl}}}{2} - V_{\text{ci}}
\]

\[
E_{\text{r}} = \frac{1}{2} (V_{\text{el}})^2 = \frac{1}{2} [\frac{V_{\text{cm}}}{2} - \frac{V_{\text{cl}}}{2} - V_{\text{ci}}]^2
\]

By taking the difference, \(E_{\text{cl}} = E_{\text{cm}} - E_{\text{cl}}\)

\[
V_{\text{el}} = \frac{V_{\text{cm}}}{2} - V_{\text{cl}} - V_{\text{ci}}
\]

So, \(V_{\text{el}} = \frac{V_{\text{cm}}}{2} - V_{\text{cl}} - V_{\text{ci}}\)

In order to determine the difference voltage between the upper and lower capacitors, one should find the energy stored in the capacitor.

\[
E_{\text{r}} = \frac{1}{2} (V_{\text{el}})^2 = \frac{1}{2} [\frac{V_{\text{cm}}}{2} - \frac{V_{\text{cl}}}{2} - V_{\text{ci}}]^2
\]

The change in energy stored in the capacitor is:

\[
\frac{d}{dt}(E_{\text{r}}) = \frac{d}{dt}(\frac{1}{2} (V_{\text{el}})^2) = \frac{1}{2} \frac{d}{dt}(V_{\text{el}})^2
\]

\[
\frac{d}{dt}(E_{\text{r}}) = \frac{1}{2} \frac{d}{dt}(\frac{V_{\text{cm}}}{2} - \frac{V_{\text{cl}}}{2} - V_{\text{ci}})^2
\]

The total energy,

\[
E_{\text{el}} = E_{\text{el}} + E_{\text{cl}}
\]

\[
E_{\text{el}} = E_{\text{el}} + E_{\text{cl}}
\]
Difference is:
\[
\frac{d}{dt}(E_e) = (V_s - 2V_{cir}).i_{cir} - e_y.i_V \tag{70}
\]
\[
\frac{d}{dt}(E_{ce}) = \left(\frac{V_s}{2} - V_{cir}\right).i_v - 2e_y.i_{cir} \tag{71}
\]

Some important conclusions are:

a) \(i_{cir}.V_s\) Represents the product of power delivered, \(i_{cir}.V_{cir}\) represents the losses occurred in the system, \(i_v.e_y\) is the power delivered to the load.

b) In overall, if the \(i_{cir}\) is controlled, the system capacitor energy can be controlled.

c) DC component of \(i_{cir}\) has no impact on the difference of capacitor energy as there are no DC components in ‘ev’. The DC component of \(i_{cir}\) can only be used to control the total capacitor energy. But the AC component of \(i_{cir}\), having the fundamental frequency as the output voltage ‘ev’ can be employed to control the capacitor energy.

d) The product of \(e_y,i_{cir}\) make the energy to change.

e) \(V_{diff}, i_v\) shall give the same effect but this is permissible for small R and L, thus we need to develop a control strategy for \(e_y,i_{cir}\) only.

One of other important issue associated with MMC HVDC system is fault tolerance while its applicability. It proposes HVDC system, offers the operational flexibility of VSC based systems in terms of active and reactive power control, black start capability, in addition to improved ac fault ride-through capability and the unique feature of current-limiting capability during dc side faults. This [31] paper proposed a protection scheme to implement fast fault clearance and automatic recovery for nonpermanent faults on dc lines. By employing double thyristor switches, the freewheeling effect of diodes is eliminated and the dc-link fault current is allowed to freely decay to zero. In order to mitigate the circulating currents of the MMC, computer simulation is carried out first and then verified experimentally with a combination of repetitive controller and harmonic elimination technique.

Table 4. Parameters Used for Five Level MMC Simulation and Experiment

<table>
<thead>
<tr>
<th>MMC Level</th>
<th>Five</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC Voltage</td>
<td>(V_{dc}=200) V Dc</td>
</tr>
<tr>
<td>Circulating Current reference</td>
<td>(i_{load}=0)</td>
</tr>
<tr>
<td>Arm Inductors</td>
<td>(L_1=L_2=L=3) mH</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>(S_f=100) Hz</td>
</tr>
<tr>
<td>Capacitor Value</td>
<td>(C=16) µF/400V</td>
</tr>
<tr>
<td>Bandwidth of the controller</td>
<td>(\omega_c=2000)</td>
</tr>
<tr>
<td>Load Parameters</td>
<td>(L_r=10) mH/(R_r=30) Ω</td>
</tr>
<tr>
<td>Gain of Resonant controller</td>
<td>(G_{rc}=1250)</td>
</tr>
<tr>
<td>Resonant frequency of controller</td>
<td>(\omega_0=2000)</td>
</tr>
</tbody>
</table>

The system has been tested with the parameters listed in Table IV. The experimental setup has been shown in Figure 4.

Figure 4. Experimental setup of five level MMC with controller
A model has been incubated and proposed with controller which is suitable for wide range of load with different modulation indexes. Prior to this, the system has been investigated for output voltage and fault tolerant operation. From the Figure 5, it is evident that, for a fault creation of 2 ms, capacitor voltage’s got distributed within 3 ms. Since, it is one of the important factors to access the controller performance, system without controller is distorted with its actual values and produces unwanted components called as harmonics. As shown in Figure 6, it is evident that output voltage is not distorted the presence of controller and all lower order harmonics are eliminated. The RMS values of phase to neutral current are 31.4A with controller and 29.2A without controller. From those values it is justified that, output current is also distorted due to circulating currents. It is to be kept in mind that each division is considered as 5 ms. The results are compared with [8] and shown to better with this control technique.

4. CONCLUSION

Summing up, the following are the significant contributions and remarkable recommendations to explore the MMC towards effective and spatial usage on practical basis. This article justifies the scope of proposed technique by means of simulations and experimental verifications undergone in all the above described portions in a rationalize manner and hence to be treated and absorbed both in experimental and commercial implementation point of view. This article has been successfully reviewed and provides conclusions at the end of each section to make the MMC more robust in control for researchers further. Also, it has proposed a controller with detailed explanations. This proposed way of article is simple in understating, design and can substantially eliminate the RMS value of the circulating current compared with the existing method [8], while the voltages of the sub module capacitors are kept well balanced. This way is very helpful for reducing power losses of the MMC in real HVDC applications. The system can be applied to wide range of loads with various modulation indexes. The steady state analysis and harmonics can substantially reduce by the proposed method. It has been given successful recommendations on controller design, losses reduction, fault reduction and for voltage balancing consequently to reduce the circulating currents.

REFERENCES


BIOGRAPHIES OF AUTHORS

Sreedhar Madichetty graduated in Electrical & Electronics Engg from Jawaharlal Nehru Technological University, Anantapur in the year 2010, post-graduated from Kalinga Institute of Industrial Technology University, Bhubaneswar in Power Electronics and drives in 2012. He has 2 years of industrial experience and two years of academic experience. At present he is assistant manager in the Bharti Realty Limited, Gurgaon; India. He has authored more than 15 research papers in the areas of power electronics, Power electronic analysis of electrical machines, power filters, industrial electronics, static VAR compensation, and analysis and digital control of electric drives, Automatic Generation control, implementation of new optimization techniques.

Prof. Abhijit Dasgupta graduated in Electrical Engg from Regional Engineering College (NIT), Durgapur in the year 1977, post-graduated from Indian Institute of Technology, Kanpur, in Power Electronics in 1980. He has 21 years of industrial experience and 11 years of academic experience. At present he is Dean, School of Electrical Engineering, KIIT University, Bhubaneswar, India. He has authored more than 5 research papers in the areas of power electronics, Power electronic analysis of electrical machines, power filters, industrial electronics, static VAR compensation, and analysis and digital control of electric drives, Automatic Generation control, and implementation of new optimization techniques.