

A Novel High Gain SEPIC Converter with the Tapped Inductor Model Operating in Discontinuous Conduction Mode for Power Factor Correction

Sathiyamoorthy S*, Gopinath M**

*Department of Electrical and Electronics Engineering, St. Peter's University, Chennai, Tamilnadu, India

** Department of EEE, Dr. N.G.P. Institute of Technology, Coimbatore, Tamilnadu, India

Article Info

Article history:

Received Dec 22, 2015

Revised Apr 6, 2015

Accepted Apr 20, 2016

Keyword:

Discontinuous conduction

Power factor correction

SEPIC converter

Tapped inductor model

Zero-current switching

Zero-voltage switching

ABSTRACT

Power factor correction (PFC) has become one of the most active research areas in the field of power electronics due to the surplus power required for various industrial applications around the world. In this work, a novel SEPIC converter with the tapped inductor model operating in discontinuous conduction mode (TI-SEPIC- DCM) is proposed for PFC. The proposed TI-SEPIC-DCM improves the voltage gain through voltage multiplier cell and charge pump circuit. The voltage multiplier cell also helps in attaining the zero-voltage switching (ZVS) and zero-current switching (ZCS), which results in higher switching frequency and size reduction. Moreover, a third order harmonic reduction control loop has been proposed for better harmonic mitigation. The proposed work has been simulated in MATLAB and the results are obtained to validate the significance of the proposed TI-SEPIC-DCM with near unity power factor and reduced harmonics.

Copyright © 2016 Institute of Advanced Engineering and Science.
All rights reserved.

Corresponding Author:

Sathiyamoorthy S,
Department of Electrical and Electronics Engineering,
St.Peter's University, Chennai, Tamilnadu, India.
Email: sathya2980@gmail.com

1. INTRODUCTION

Power supplies through active power factor correction (PFC) schemes are have turned out to be essential for several categories of electronic equipment to satisfy harmonic laws and standards, like the IEC 61000-3-2 [1]. PFC is a kind of rectifier which have extensive array of industrial applications like telecommunication and biomedical industries.

The majority of PFC schemes until now implement a boost-type circuit configuration at its front end [2]–[9] owing to its low cost and its high performance in terms of efficiency, simplicity and power factor. Then again, for universal input voltage applications, the boost converter undergoes the complication of lower efficiency and higher total harmonic distortion during low input voltage. Additionally, the boost converter has reasonably high switch voltage stress which is almost same as the output voltage. Also, the boost rectifier has certain shortcomings, like, input–output isolation cannot be implemented with any trouble, the startup inrush current is extremely high, and there is a need of current limiting at some stage in overload conditions.

Moreover, it is well known that the boost converter functioning in Discontinuous Current Mode (DCM) can offer several benefits, like inherent PFC function, extremely simple control, flexible turn-on of the main switch, and decreased diode reversed-recovery losses. On the other hand, the DCM operation necessitates a high-quality boost inductor because it must switch very high peak ripple currents (third harmonic current) and voltages. Thus, a more robust input filter must be utilized for the purpose of suppressing the high-frequency constituents of the pulsating input current, which raises the overall weight and cost of the rectifier. The conventional boost preregulator functioning in DCM is shown in Figure 1.

Besides, numerous PFC topologies in accordance with flyback, buck-boost, and Cuk converters have been available in on-line [10]–[16]. On the other hand, these topologies have an inverting output.




Figure 1. The conventional boost preregulator functioning in DCM

In contrast, SEPIC rectifier has quite a lot of benefits like: Step up and step down capabilities besides magnetic coupling that will bring about reduction in input current ripple [16]–[20]. In case of [20], an extensive static gain SEPIC converter operating in Continuous Conduction Mode (CCM) have been formulated for the purpose of increasing the static gain at low input voltage without excessive switch duty-cycle and with decreased switch voltage stress. This has been accomplished through inserting a voltage multiplier cell (DM and CM) in the traditional SEPIC converter as shown in Figure 2.




Figure 2. The DCM SEPIC converter

Traditionally, inverters for grid interconnection are realized by a two-stage power processing approach, comprised of a high step-up ac–dc front-end converter with high PFC followed by a grid tied dc–ac inverter. Fact that grid-tied inverter stage needs high dc-bus voltage, the ac–dc stage possibly will require to stepup the low voltage about near unity power factor. Conversely, basic ac–dc converters like boost, buck–boost, Cuk [21–22], Sepic, and Zeta cannot offer high efficiency during the required conversion ratio.

In a quest for higher voltage gain and efficiency, several innovative schemes have been formulated in recent literature. These comprise application of multipliers [23], switched capacitor/ inductor hybrid structures [24], voltage-lift [25], and cascaded boost converters [26]. In general, these schemes bring about increased component count and cost in addition to control complexity. Tapped Inductor (TI) is kinds of converters are an option, which provides simple circuit and low part count. The TI boost (TI-boost) converter [27] can accomplish much more gain than its fundamental counterpart simply by adjusting the turns ratio. TI can be introduced to other conventional dc–dc converters also. TI-flyback [28], [29], TI-cascaded boost [30], TI-SEPIC [31], [32], [35] and TI-ZETA [33] topologies have been reported. The leakage inductance can cause high-voltage spike across the switch, while dissipation of the leakage energy impairs the efficiency. Furthermore, it impedes secondary current, limits the power transfer to the load, and makes the voltage conversion ratio load dependent.

In this work, a novel SEPIC converter with the Tapped Inductor model operating in discontinuous conduction mode (TI-SEPIC-DCM) is proposed for PFC. The proposed TI-SEPIC-DCM improves the voltage gain through voltage multiplier cell and charge pump circuit. The voltage multiplier cell also helps in attaining the zero-voltage switching (ZVS) and zero-current switching (ZCS), which results in higher switching frequency and size reduction.

2. PROPOSED METHODOLOGY

Schematic diagram of the proposed SEPIC converter with TI model operating in DCM (TI-SEPIC-DCM) and adopted convention of circuit variables is shown in Figure 3. This converter circuit includes a Diode Bridge Rectifier (DBR); an input inductor L_1 ; a main switch Q ; an intermediate capacitor C_1 ; A voltage multiplier cell is added into the circuit, which includes C_m , D_m ; a Tapped Inductor (TI) of L_p , L_s ; and a charge pump is added into the circuit, which includes C_2 , D_1 and D_o , feeding an output filter capacitor, C_o , and a load, R_L . The TI's turn's ratio, n is given as,

$$n = N_2/N_1 \quad (1)$$

At this point, N_1 and N_2 are the primary and the secondary number of turns, correspondingly.

This converter is developed from the basic SEPIC topology [20] as in Figure 2. From the Figure 3, the inductor L_1 is swapped with TI in order to accomplish higher voltage gain. Additional increase in voltage gain is achieved through the process of applying a voltage multiplier cell. As well, the incorporated "voltage multiplier cell" assists the proposed converter attaining Zero-Voltage (ZV) and Zero-Current (ZC) switching, which enhance the efficiency, and permit higher switching frequency and size reduction.

This converter topology possesses an extra advantage. In case if the switch, Q is turned on, the charge pump capacitor, C_1 fastens the anode voltage of the output diode, D_o , to ground. Therefore, the voltage stress of D_o is free of the TI turns ratio and same as the output voltage. This lessens the switching losses of D_o and is an additional benefit of this converter. In addition, this converter is designed to function in DCM in order to achieve almost a unity power factor and low Total Harmonic Distortion (THD) of the input current. The DCM operation provides additional benefits like simple control circuitry i.e. only one voltage sensor is needed to control this converter.




Figure 3. Schematic diagram of the proposed SEPIC converter with the TI model operating in Discontinuous Conduction Mode (TI-SEPIC-DCM)

3. PRINCIPLE OF OPERATION


The proposed TI-SEPIC-DCM converter operating in DCM presents three operation stages. The theoretical analysis is initially developed considering the operation as a dc-dc converter at steady state and all circuit components are considered ideal. The voltages across all capacitors are considered constant during a switching period, as an ideal voltage source. The DCM operation occurs when there is the third operation stage, where the power switch is turned off and the currents in all diodes of the circuit are null. Therefore, the DCM operation occurs when D_o and D_m diodes are blocked before the switch turn-on.

This circuit presents two inductors; accordingly, different inductor values combination can be adopted for the DCM operation. In order to reduce the input current ripple of the preregulator, a relative high value for the inductor L_1 is considered. A relative low value of the Tapped Inductor (TI) is used for the converter operation in DCM as a voltage follower, where the input current follows the input voltage waveform. Accordingly, the preregulator input current follows the input voltage waveform with low current ripple, without input filter and without current-control loop.

In view of the fact that the proposed circuit is analysed for the complete switching period is shown in Figures. 4. Assuming that the three inductors are operating in DCM, then the circuit operation during one switching period T_s can be divided into three distinct operating modes, as shown in Figure. 4(a)–(c), and it can be described as follows.

Mode 0


At some point in the conduction of power switch Q (i.e.)when switch Q is turned on by the control signal, and both diodes D_{p1} and D_{p2} are forward biased, Consequently, the input voltage, V_{ac} , is applied across the inductor, L_1 , and the input current, i_{L1} , starts ramping up, whereas multiplier cell capacitor C_m starts discharging via switch Q, therefore the voltage applied across TI(L_p) is equal to the voltage of capacitor C_m minus the voltage of capacitor C_1 , and the diode D_m is blocked during this operation stage. Furthermore, capacitor C_2 starts charging from TI(L_s) via switch Q, during this operation stage diode D_1 is forward biased as shown in Figure 4(a).



Figures 4(a). The proposed TI-SEPIC- DCM converter operating in DCM presents at Mode 0 operation

Mode 1


In case if the power switch Q is turned off, the supply current and the energy stored in the input inductor L_1 is transferred to the multiplier cell capacitor C_m via capacitor C_1 and TI(L_p), and both diodes D_{p1} and D_{p2} are forward biased during this operation stage. There is also energy transference to C_m capacitor through diode D_m and the maximum switch voltage is equal to the C_m capacitor voltage. Subsequently, the secondary side of tapped inductor TI (L_s) keeps discharging the secondary current, through diode D_0 to the output capacitor C_0 . In this stage the capacitor C_0 voltage increased steeply, because the energy stored in the TI(L_s), capacitor C_2 , energy in main supply(V_{ac}), input inductor L_1 and capacitor C_1 is transferred to the capacitor C_0 (i.e. high gain is attained during this operating stage) as shown in Figure 4(b).



Figures 4(b). The proposed TI-SEPIC- DCM converter operating in DCM presents at Mode 1 operation

Mode 2

In case if the diodes D0 and DM are blocked, the voltage applied across the input inductor L1 and TI are null, maintaining the inductors currents constant as presented in (2) and (3). The currents through the input inductor L1 and TI present the same value, operating as a freewheeling stage as shown in Figure 4(c).



Figures 4(c). The proposed TI-SEPIC- DCM converter operating in DCM presents at Mode 2 operation

This operation stage is finished when the power switch is turned on, returning to the first operation stage

$$VL1 = VL2 = 0 \tag{2}$$

$$\Delta iL1 = \Delta iL2 = 0 \tag{3}$$

Control of proposed TI-SEPIC-DCM converter

In case if the proposed converter operating in DCM present a third-harmonic distortion in the input current. This current distortion is a function of the voltage difference between the input and output voltage. In general, the output voltage is increased to reduce the third-harmonic distortion to maintain high power factor, however the semiconductors losses are increased. With the aim of reducing the third-harmonic distortion without increasing the output voltage, an open-loop control action for the classical boost converter in [34].




Figure 5. The block diagram of the proposed converter control loop

The same open-loop technique is developed in this TI-SEPIC-DCM converter for obtaining high power factor. The proposed preregulator operation in DCM allows obtaining near unity PF and low THD without a current-control loop and only a voltage control loop is necessary [34]. The output voltage control algorithm used in the proposed converter is based on the classical PI controller. The block diagram of the converter control loop is presented in Figure 5, including the third-harmonic reduction technique.

$$D(\omega t) = \sqrt{\frac{K_c}{2}} \cdot \sqrt{1 - \frac{V_{pk} \cdot \sin(\omega t)}{V_0}} \quad (4)$$

$$\text{Where, } K_c = \frac{8 \cdot P_0 \cdot L_{eq} \cdot f}{V_{pk}^2}$$

Only the output and input voltages are necessary to control the preregulator. The sensed output voltage signal (V_0) is compared to an output voltage reference ($V_0 \text{ ref}$) and the error (E_v) is applied to a PI voltage controller. Simultaneously, the sensed rectified input voltage (V_i) and the output voltage reference are applied to (4) in order to calculate the duty-cycle variation for the third-harmonic reduction. The result of the PI output voltage controller and the result of the third-harmonic reduction are multiplied obtaining the preregulator duty cycle and generating the PWM signal that controls the main switch Q. The experimental setup of MATLAB/Simulink diagram of the proposed TI-SEPIC-DCM converter is shown in the figure 6.




Figure 6. MATLAB/Simulink experimental setup of the proposed TI-SEPIC-DCM converter

4. RESULTS AND DISCUSSION

The performance of the proposed TI-SEPIC-DCM converter is simulated in a MATLAB / Simulink environment using the SimPower-System Toolbox. The proposed converter performance is evaluated for both rated and dynamic conditions and the achieved power quality indices obtained at ac mains. Parameters such as supply voltage (V_s), supply current (i_s), main switch current (i_Q), main switch voltage (V_Q), converter output voltage, output current and output power (V_{OUT}), (I_{OUT}) and (P_{OUT}) respectively, of the proposed converter are evaluated to demonstrate its proper functioning. Moreover, power quality indices such as power factor (PF) [36], Total Harmonic Distortion (THD) of supply current are analysed for finding power quality at ac mains. The converter specifications for simulations are given in Table 1.

Table 1. Specification

| Parameters | Values |
|-------------------|-------------|
| V_{S_peak} | 8.484 V |
| V_{S_RMS} | 6 V |
| I_{S_peak} | 22.27 A |
| I_{S_RMS} | 15.75 A |
| Input Power | 94.54 Watts |
| Output Voltage | 90 V |
| Output Current | 1 A |
| Output Power | 90 Watts |
| Efficiency | 95.2% |
| Power Factor (PF) | 0.9991 |

A. Steady-State Performance

Figure 7(a)-(e) shows the proposed converter operates at rated supply voltage of (8.48 V) and rated power on load (90W) respectively. As shown in these figures, the load voltage, load current and load power is maintained at the desired reference value as shown in Figures 7(c-e). Here parameters like V^*_L , I^*_L and P^*_L desired reference voltage, current and power of load respectively.




Figure 7(a)-(e). The proposed converter operates at rated supply voltage of (8.48 V)

B. Dynamic Performance

As given in this Figures 8 the proposed converter during closed loop control corresponding to the supply voltage is reduced from 6 V to 5 V at instant of 0.7 sec as shown in Figure 8(a). The rated load voltage of 90 V is maintained constant and the corresponding supply current variation is depicted in Figure 8(c) and (b). As shown in this Figure 8(c), the load voltage is maintained at the desired reference value with limited overshoot and undershoots. A smooth closed loop control is obtained, moreover Figure 8(d) and 8(e) shows the harmonic spectra of supply current at ac mains at rated load voltage (90V) with supply voltage as 6

V and 5 V, respectively. An acceptable THD of supply current is obtained for both the cases which show an improved power quality operation of the proposed TI-SEPIC- DCM converter at universal ac mains.




Figure 8(a -e). The dynamic performance of the proposed converter during a step change




Figure 9. The proposed TI-SEPIC-DCM converter performance is compared with and without the implementation of the third-harmonic reduction technique

C. Performance Comparison of Third Order Reduction Control Loop

The proposed TI-SEPIC-DCM converter performance is compared with and without the implementation of the third-harmonic reduction technique is shown in Figures 9. When the proposed converter operating with rated supply voltage of $V_{S_{RMS}} = 6V$ and rated load power on 90W then the corresponding supply current of the proposed converter with and without implementation of third order reduction technique is shown in Figure 9(a). The total input current harmonic distortion is equal to 11.35% without the application of the third-harmonic reduction technique and the converter power factor is equal to 0.9552 is shown in Figure 9(d) and 9(b) respectively. The total input current harmonic distortion is reduced to 4.42% with the application of the third-harmonic reduction technique and the converter power factor is increased to 0.9841 is shown in Figure 9(c) and 9(b) respectively.

D. Soft Switching Operation of Proposed Converter

The Figure 10 shows the obtained voltage and current at the ac mains for the operation of the proposed converter at various values of output voltages. Moreover soft switching operation i.e. ZVS and ZCS is achieved for proper control of the converter is shown in Figure 10(a) and 10(b) respectively.




Figure 10. The soft-switching operation of proposed TI-SEPIC-DCM converter

5. CONCLUSION

This paper presented a novel PFC Converter with minimal THD. The proposed TI-SEPIC-DCM introduced the tapped inductor model to alleviate the switching voltage stress and to improve converter performance. ZVS and ZCS are attained in this work through voltage multiplier cell. The converter performance is improved by voltage gain and charge pump circuit with higher switching frequency. The THD results are obtained for third order harmonic reduction wherein the only 4.4% THD. Similarly, the significance of the converter performance is validated through ZVS and ZCS simulation results. Thus, the proposed converter results in near unity PF improvement through third order harmonic reduction.

REFERENCES

- [1] *Harmonic Current Emissions Guidelines*, European Power Supply Manufacturers Association Standard EN 61000-3-2, 2010.
- [2] Wang, H., *et al.*, 2013. "A bridgeless boost rectifier for lowvoltage energy harvesting applications". *IEEE Trans. Power Electron.*, 28(11), pp. 5206–5214.
- [3] Choi, W., *et al.*, 2007. "Bridgeless boost rectifier with lowconduction losses and reduced diode reverse-recovery problems". *IEEE Trans. Ind. Electron.*, 54(2), pp. 769–780.
- [4] Purna Chandra Rao, A., Obulesh, Y.P., Sai Babu Ch 2015. "Power Factor Correction in Two Leg Inverter Fed BLDC Drive Using Cuk Dc-Dc Converter", *International Journal of Power Electronics and Drive Systems (IJPEDS)*, 6(2).
- [5] Jang, Y., and Jovanovic, M., 2009. "A Bridgless PFC boost rectifier with optimized magnetic utilization". *IEEE Trans. Power Electron.*, 24(1), pp. 85–93.
- [6] Simonetti, D. S. L., *et al.*, 1999. "Modeling of the high-power-factor discontinuous boost rectifiers". *IEEE Trans. Ind. Electron.*, 46(4), pp. 788–795.
- [7] Wang, H., *et al.*, 2014. "Design and analysis of a full bridge LLC based PEV charger optimized for wide battery voltage range". *IEEE Trans. Veh. Technol.*, 63(4), pp. 1603–1613.
- [8] Yao, K., *et al.*, 2012. "Reducing storage capacitor of a DCM boost PFC converter" *IEEE Trans. Power Electron.*, 27(1), pp. 151–160.
- [9] Hu, Y., *et al.*, 2012. "Single-stage, universal-input AC/DC LED driver with current-controlled variable PFC boost inductor". *IEEE Trans. Power Electron.*, 27(3), pp. 1579–1588.

- [10] Fardoun, A. A., *et al.*, 2012. "Acomparison between three proposed bridgeless Cuk topologies and conventional topologies for power factor correction". *IEEE Trans. Power Electron.*, 27(7), pp. 3292–3301.
- [11] Jingquan, C., *et al.*, 2006. "Analysis and design of a low-stress buck-boost converter in universal-input PFC applications". *IEEE Trans. Power Electron.*, 21 (2), pp. 320–329.
- [12] Abramovitz, A., and Smedley, K. M., 2011. "Analysis and design of a tappedinductor buck–boost PFC rectifier with low bus voltage". *IEEE Trans. Power Electron.*, 26(9), pp. 2637–2649.
- [13] Kamnarn, U., and Chunkag, V., 2009. "Analysis and design of a modular threephase AC-to-DC converter using CUK rectifier module with nearly unity power factor and fast dynamic response". *IEEE Trans. Power Electron.*, 24(8), pp. 2000–2012.
- [14] Mahdavi, M., and Farzanehfard, H., 2011. "Bridgeless SEPIC PFC rectifier with reduced components and conduction losses". *IEEE Trans. Ind. Electron.*, 58(9), pp. 4153–4160.
- [15] Fardoun, A., *et al.*, 2014. "Bridgeless resonant pseudo boost PFC rectifier". *IEEE Trans. Power Electron.*, 29(11), pp. 5949–5960.
- [16] Kim, Y, *et al.*, 2014. Comparative performance analysis of high density and efficiency PFC topologies". *IEEE Trans. Power Electron.*, 29(6), pp. 2666–2679.
- [17] Sabzali, A., *et al.*, 2011. "A new bridgeless PFC Sepic and Cuk rectifiers with low conduction and switching losses". *IEEE Trans. Ind. Appl.*, 47(2), pp. 873–881.
- [18] Ismail, E. H., 2009. "Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses". *IEEE Trans. Ind. Electron.*, 56(4), pp. 1147–1157.
- [19] Yang, J.-W., and Do, H.-L., 2013. "Bridgeless SEPIC converter with a ripple-free input current". *IEEE Trans. Power Electron.*, 28(7), pp. 3388–3394.
- [20] de Melo, P. F., *et al.*, 2010. "A modified SEPIC converter for high-power-factor rectifier and universal input voltage applications". *IEEE Trans. Power Electron.*, 25(2), pp. 310–321.
- [21] Sathiyamoorthy, S., and M. Gopinath., 2015. "A Survey on Converter Topologies in Various Applications", *ARPN Journal of Engineering and Applied Sciences*, 10(7), pp. 2796-2801.
- [22] Das, M., *et al.*, 2015. "Improvement of the Performance of PV System with CUK Converter by MPPT Technology". *International Journal of Computer Applications*, 127(5), 33-36.
- [23] Prudente, M., *et al.*, 2008. "Voltage multiplier cells applied to non-isolated DC–DC converters". *IEEE Trans. Power Electron.*, 23(2), pp. 871–887.
- [24] Axelrod, B., *et al.*, 2008. "Switched-capacitor/switchedinductor structures for getting transformerless hybrid DC-DC PWM converters". *IEEE Trans. Circuit Syst.*, 55(2), pp. 687–696.
- [25] Zhu, M., and Luo, F. L., 2008. "Series SEPIC implementing voltage-lift technique for DC–DC power conversion". *IET Power Electron.*, 1(1), pp. 109–121.
- [26] Luo, F. L., and Ye, H., 2004. "Positive output cascade boost converters". *IEE Proc. Electr. Power Appl.*, 151(5), pp. 590–606.
- [27] Vazquez, N., *et al.*, 2007. "The tappedinductor boost converter". *Proc. IEEE Int. Symp. Ind. Electron.*, pp. 538–543.
- [28] Liang, T. J. and Tseng, K. C., 2005. "Analysis of integrated boost-flyback step-up converter," *Proc. Inst. Electron. Eng.: Elect. Power Appl.*, 152(2), pp. 217–225.
- [29] Lin, B. R., and Hsieh, F. Y., 2007. "Soft-switching zeta-flyback converter with a buck–boost type of active clamp". *IEEE Trans. Ind. Electron.*, 54(5), pp. 2813–2822.
- [30] Kim, K. D., *et al.*, 2011. "Improved non-isolated high voltage gain boost converter using coupled inductors". in *Proc. IEEE Int. Conf. Electr. Mach. Syst.*, pp. 20–23.
- [31] Axelrod, B., and Berkovich, Y., 2011. "New coupled-inductor SEPIC converter with very high conversion ratio and reduced voltage stress on the switches". in *Proc. IEEE 33rd Telecommun. Energy Conf.*, pp. 1–7.
- [32] Park, K.-B., *et al.*, 2010. "Nonisolated high step-up boost converter integrated with SEPIC converter". *IEEE Trans. Power Electron.*, 25(9), pp. 2266–2275.
- [33] Chen, S.-M., *et al.*, 2013. "A boost converter with capacitor multiplier and coupled inductor for AC module applications". *IEEE Trans. Ind. Electron.*, 60(4), pp. 1503–1511.
- [34] Lazar, J., and Cuk, S., 1995. "Open loop control of a unity power factor, discontinuous conduction mode boost rectifier". in *Proc. Int. Telecommun. Energy Conf.*, pp. 671–677.
- [35] Ferrera, M. B., *et al.*, 2015. "A SEPIC-Cuk converter combination for bipolar DC microgrid applications". 2015 *IEEE International Conference on Industrial Technology (ICIT)*, pp. 884-889.
- [36] Tomas A. Gonzalez, Daniel O. Mercuri, Hernan E. Tacca, Maximo E. Pupareli 2016. "Single-Switch Soft-Switched Boost Power Factor Corrector for Modular Applications", *International Journal of Power Electronics and Drive Systems (IJPEDS)*, 2(2).