Performance Analysis of FPGA based Diode Clamped Multilevel Inverter Fed Induction Motor Drive using Phase Opposition Disposition Multicarrier Based Modulation Strategy

N. Susheel, P. Satish Kumar

Department of Electrical Engineering, University College of Engineering (A), Osmania University, India

Article Info ABSTRACT

Article history:

Received Sep 17, 2016 Revised Nov 22, 2015 Accepted Dec 3, 2016

Keyword:

Field programmable gate array Multilevel inverter Phase opposition disposition Pulse width modulation Multilevel inverters (MLI) are becoming more popular over the years for medium and high power applications because of its significant merits over two level inverters. This paper presents an implementation of multicarrier based sinusoidal pulse width modulation technique for three phase seven level diode clamped multilevel inverter. This topology is operated under phase opposition disposition pulse width modulation technique. The performance of three phase seven level diode clamped inverter is analyzed for induction motor (IM) load. Simulation is performed using MATLAB/ SIMULINK. Experimental results are presented to validate the effectiveness of the operation of the diode clamped multilevel inverter using field programmable gate array.

> Copyright © 2017 Institute of Advanced Engineering and Science. All rights reserved.

Corresponding Author:

N.Susheela, Departement of Electrical Engineering, University College of Engineering (A), Osmania University, Hyderabad-500007, Telangana, India Email: nsusheela2007@yahoo.com

1. INTRODUCTION

Latest trend of multilevel inverters (MLI) is to use medium voltages in industrial drives to meet the power requirements going up to several megawatts. MLI technologies are receiving increased attention for high power applications in power industry. This is due to the improvement in output waveforms compared to two level inverter [1]-[5]. The bipolar junction transistor (BJT), insulated gate bipolar transistor (IGBT), metal oxide semiconductor field effect transistor (MOSFET) switches of the inverter are turned on and off as per the sequence specified by a pulse width modulation (PWM) method to produce ac output waveforms. Multilevel inverters has several advantages such as reduced voltage stress across switching devices, output voltages with less distortion, lower electromagnetic interference, output with near sine waveform, capability of achieving high voltage and high power, lower switching losses etc. The digital control techniques are greatly increased in modern power electronics. For improved performance of the power converter, the controller such as Application Specific Integrated Circuits (ASICs), micro controllers, Field Programmable Gate Arrays (FPGA), Digital Signal Processor (DSP) are responsible. A new breed of inverters called multilevel inverters has been came into existence because a single switching device cannot be directly connected for high voltages. The capacitor voltages in such inverters are switched in a manner to give stepped output waveform that is closer to sinusoidal waveform which is required in electric drive system. Different techniques are used in three types of classical multilevel inverters namely diode clamped inverter, cascaded H-bridge inverter and flying capacitor inverter to achieve such waveforms. The combination of semiconductor switches and capacitors produce output voltage waveforms with smaller steps and the power semiconductors should withstand the reduced voltages. The major advantages of MLI are quality in waveform, output voltage and input current with less distortion, stress on device is reduced, reduced common mode voltage, switching losses are lower and higher efficiency [6]-[10]. The term multilevel starts from three levels. The concept of multilevel inverter is to perform the power conversion in small voltage steps which utilizing a higher number of active semiconductor devices. This approach has many advantages when compared with the conventional power conversion method. It leads to reduce voltage stress on the load and to produce higher power quality waveforms [11]-[13]. For operating at higher voltages the switches are wired in a series-type connection which is an essential feature of MLI. Due to lower switching losses the multilevel inverters have attracted a great deal of attention in medium and high-power applications [14]-[16]. The MLI structure is presented in Figure 1 for two levels, three levels and n-levels.




Figure 1. Multilevel inverter structure for (a) Two- levels (b) Three- levels (c) n-levels

2. DIODE CLAMPED MULTILEVEL INVERTER

The diode-clamped MLI was introduced many years ago and there has been vast research especially for medium-voltage applications. A three level diode clamped inverter is also called as "neutral clamped" inverter. It uses diodes to limit the voltage stress of power semiconductor devices. For achieving the desired steps in the output voltage waveform, diode is used as clamping device to clamp the dc bus voltage. It consists of two capacitor voltages in series and has the centre tap which is called as neutral. The three level inverter has two pairs of switching devices in series in each phase leg. Through clamping diodes the centre of each device pair is clamped to the neutral. The quasi-square output voltage waveform is obtained from a three level diode clamped inverter. It can be applied to higher levels. The synthesized output voltage waveform adds more steps as the number of levels increases that leads to sinusoidal waveform with less harmonic distortion. The output voltage waveform with zero harmonic distortion can be achieved from infinite levels. But, due to voltage unbalance problems, voltage clamping requirements, circuit layout and packaging constraints, the number of desired voltage levels is quite limited. The operation of five level diod clamped inverter is explained in this section. To achieve the desired level, four switches are triggered at any point of time.

Table 1 shows the output voltage levels of five level diode clamped multilevel inverter and its corresponding switching states. Here, '1' describes switch in ON position and '0' indicates OFF position. The voltage across each capacitor is Vdc/4 and voltage stress on each device is limited to Vdc/4 through clamping diodes to achieve a DC bus voltage Vdc. Neutral is the middle point of the four capacitors used. The steps involved for synthesis of five level outut voltage are (i) Van=Vdc/2 is achieved by turning ON of the switches S1 to S4. (ii) one lower switch S5 and three upper switches S2, S3, S4 are turned ON to obtain output voltage of Van=Vdc/4. (iii) for Van=0, two lower switches S5, S6 and two upper switches S3, S4 are turned ON. (iv) one upper switch S4 and three lower switches S5, S6, S7 are turned ON to get Van= -Vdc/4. (v) all lower switches S5 to S8 must be turned ON for Van= -Vdc/2.

	5 oran	00 101		0.01.0	1040	manip	00 111	
Van	S 1	S 2	S 3	S 4	S5	S 6	S 7	S 8
$V_{dc}/2$	1	1	1	1	0	0	0	0
$V_{dc}/4$	0	1	1	1	1	0	0	0
0	0	0	1	1	1	1	0	0
- V _{dc} /4	0	0	0	1	1	1	1	0
- V _{dc} /2	0	0	0	0	1	1	1	1

Table 1. Switching states for five level diode clamped multilevel inverter

3. PHASE OPPOSITION DISPOSITION SPWM

For synthesizing the output voltage using different levels of DC inputs, the semiconductor switches must be turned ON and OFF to achieve desired fundamental with less harmonic distortion. This paper presents an implementation of multi carrier pulse width modulation technique i.e., phase opposition disposition. The carrier waveforms above zero reference are in phase as shown in Figure 2 and are 180° out of phase with those below zero for five level diode clamped multilevel inverter using phase opposition disposition (POD) sinusoidal pulse width modulation (SPWM) method. Gating pulses are generated by comparing the sinusoidal reference and four carrier waveforms.




Figure 2. Carrier arrangement using phase opposition disposition for five level diode clamped inverter

In this technique, the modulation signal i.e., sinusoidal waveform is compared with the carrier waveforms. The carriers required for n level inverter are n-1. Figure 2 shows a modulating signal and four carriers that are required for five level diode clamped inverter. When the modulating signal is greater than both the upper carriers, we get output voltage of + Vdc/2. Whenever the modulating signal is greater than first upper carrier, + Vdc/4 can be obtained. If the modulating signal is higher than the lower carrier but lower than the upper carrier then the output voltage is zero. As the modulating signal is less than the first lower carrier, the resultant voltage obtained will be -Vdc/4. Similarly, it is switched to - Vdc/2 whenever modulating signal is less than both lower carriers. The switching pulses in this strategy are generated at every instant of time depending on the comparison of modulating signal and carrier waveforms as seen in Figure 3.




Figure 3. Switching signals generated for five level diode clamped inverter using POD technique

4. **RESULTS AND DISCUSSION**

The seven level diode clamped multilevel inverter is implemented using MATLAB. Figure 4 depicts the overall simulation diagram of seven level diode clamped multilevel inverter fed squirrel cage induction motor (IM) using phase opposition disposition pulsewidth modulation technique.




Figure 4. Simulation model of seven level diode clamped inverter fed IM drive using POD technique




Figure 5. Voltage and current waveforms at half-load

The results of seven level diode clamped multilevel inverter fed induction motor using POD approach are represented from Figure 5 to Figure 9 considering half load torque.






Figure 6. Stator currents at half-load








Figure 8. FFT analysis of current at half-load




Figure 9. Speed and torque characteristics at half-load

Figure 10 to Figure 14 shows the waveforms obtained using phase opposition disposition method for seven level diode clamped multilevel inverter at full-load torque.




Figure 10. Voltage and current waveforms at full-load

Performance Analysis of FPGA based Diode Clamped Multilevel Inverter (N. Susheel)

The results of phase voltage and current can be seen in Figure 10. Where as the stator currents are presented in Figure 11.




Figure 11. Stator currents at full-load

The FFT analysis is carried out for voltage and current waveforms and is presented in Figure 12 and Figure 13.




Figure 12. FFT analysis of voltage at full-load




Figure 13. FFT analysis of current at full-load




Figure 14. Speed and torque characteristics at full-load

The speed and torque characteristics of motor can be seen in Figure 14 at full load. Table 2 and Table 3 summarizes the FFT analysis carried out at various load torques.

Table 2. Voltage THD (%) of seven level diode clamped multilevel inverter using POD method

<u>11112 (70) 01</u>	seven iever aloae champea man	ne ver miverter ubn		
S.No	Load Torque	THD		
1	No-load	13.59		
2	Half-load	13.67		
3	Full-load	13.73		

ιı	HD (%) of seven	level diode clamped multilevel	inverter using POD metho
	S.No	Load Torque	THD
	1	No-load	3.9
	2	Half-load	1.51
	3	Full-load	0.72

Table 3. Current THD (%) of seven level diode clamped multilevel inverter using POD method

5. EXPERIMENTAL RESULTS

The Phase opposition disposition method for seven level diode clamped multilevel inverter is implemented on VPE Spartan 3A DSP board using Xilinx field programmable gate array. The FPGA implements the sinusoidal pulse width modulation scheme in real time for any command reference voltage received, and the digital to analog converter outputs are applied to observe the inverter output voltages. The seven level diode clamped multilevel inverter is implemented by executing the program coding in Xilinx software, then the required gate pulses for the FPGA processor are generated for all the IGBT switches used in the seven level diode clamped multilevel inverter. The hardware setup for seven level diode clamped inverter fed induction motor drive using Xilinx Spartan FPGA Processor is depicted in Figure 15.



Figure 15. Experimental setup for seven level diode clamped MLI fed IM drive

The phase voltage and current waveforms obtained in one phase leg can be seen in Figure 16 by using phase opposition disposition method for seven level diode clamped inverter fed IM.




Figure 16. Hardware results of voltage and current in one phase

Similarly the results for three phase voltages and currents are shown in Figure 17.




Figure 17. Experimental waveforms of three phase voltages and currents

The software named WTViewerFreePlus is used to record the results achieved for the measured numeric values, harmonic values and data regarding the waveform as shown in Figure 18.

♦ WTViewerF	reePlus														
B	P Me	easure			•	li I	C 🚛	C 🚛) c (iii ii	RMS AUT	- RANGE 150 - M	° <i>0.5</i> .	INE	Scannig Maxilulu
	View			X			Measure) (linte	eg 👔		? 🗟	- 6	
	Num	ericList		j.	. 🗆 🛛	🝺 Num	eric								_0×
	PLL	Freq[Hz]	Ithd1[%]	PF1(1)									T	त्व ।	নহা নহা
—	U1	50.205	1.540	0.1510			AutoSavi	1g 🚩	UpdateRa	ate 🗾		2 2 <u>2</u>	Stop Timer	'E'I	
<u> </u>						No.	Function	Element	Order	WTID	Data	Мах	Min	Units	
	Order	11[A]	Hdf[%]		^	1	U	1	_	1	141.22	141.47	140.58	V	
	Total	511.96m				2	I	1		1	512.69m	513.51m	507.72m	A	
	1	511.90m	100.000			3	р	1		1	10.84	10.93	10.73	W	
	2	6.26m	1.222		- 11	4	S	1		1	72.40	72.56	71.39	VA	
	3	1.93m	0.378		- 11	5	Q	1		1	71.58	71.73	70.56	var	
(1)	4	2.22m	0.434			6	PF	1		1	0.1497	0.1519	0.1494		
U.Y	5	2.37m	0.463			7	Phi	1		1	81.39	81.41	81.26	deg	
	6	0.52m	0.102		- 11	8	FreqU	1		1	50.205	50.254	50.205	Hz	
	7	1.37m	0.268		- 11	9	FreqI	1		1				Hz	
	8	0.56m	0.109			10	Ů	1		1	141.22	141.47	140.58	٧	
	9	0.17m	0.034			11	U	2		1	140.87	141.09	140.21	٧	
	10	0.53m	0.104		- 11	12	I	2		1	510.75m	511.01m	506.13m	A	
	11	0.36m	0.071				ericMatrix						_0×		end 🔲
	12	0.60m	0.117		- 11	10m	encmatrix						크비스	Tre	
	13	0.68m	0.134		- 11	Func	tion Ela	ment1	Element2	Elon	nent3	SIGMA Units		UT	141.47 V
	14	0.65m	0.127					41.23	140.86	_		41.07	<u> </u>	1	513.51m A
	15	0.29m	0.057			I T		2.36m	510.50m	_		5.70m A		P1	A AVANTA
	16	0.79m	0.154		_	÷		10.90	10.10	_		21.33 W			h, MAAAAAAAA
	17	0.48m	0.093		_	s		72.36	71.91			42.69 VA		P1	11V 10.73 / W)// / /
	18	0.52m	0.101		_	Q		71.54	71.20			41.08 va		01	140.58 V V 2.5 secidiv
	19	0.37m	0.073			1.1.4	_								
	20	0.20m	0.040			🚬 Bar							<u> </u>	Av Wa	ve 💶 🗍
	21	0.10m	0.020		_									111.054	0 V
	22	0.19m	0.038		_	100.00m	Ti:							U31450	ومقاربية والمترجع والمرجع والم
H	23	0.28m	0.055		_	100.00m	V 1	10		20	30	40	50	U3,450	
	24	0.45m	0.087			_								UT-480	1.0 V 8 msecidiy
-	25	0.45m	0.088			100.00	:			-i	·····;····			13 -1.5	
?	26	0.05m	0.010			100.00u	1 16	Ubste d 1		20	30	40	50	13 1.50	
U	27	0.09m	0.018		•										00 A 8 msec/div
🕽 Start		0	0	6					Î						a a to to to the second

Figure 18. Experimental numeric values measured, harmonic values and waveform data obtained

6. CONCLUSION

This paper has presented the performance of seven level diode clamped inverter using phase opposition disposition approach for induction motor load. The output waveforms of phase voltage, THD spectrum of phase voltage and current, stator current and torque-speed characteristics are obtained for induction motor at various load torque values. The seven level output waveform for diode clamped multilevel inverter is obtained by applying appropriate pulses to the devices through 50 pin connector placed in spartan3ADSP FPGA kit. It is observed that the phase opposition disposition pulse width modulation method provides output with low distortion. However, this strategy can be applied to other multilevel inverter topologies as well.

ACKNOWLEDGEMENTS

We thank the Science and Engineering Research Board (SERB), Government of India, New Delhi for providing Research Project under 'Fast Track Scheme for Young Scientists' to carry out the Research on Multilevel Inverters.

REFERENCES

- [1] J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: survey of topologies, controls, and applications", *IEEE Trans. Industry Applications*, vol. 49, no. 4, pp. 724–738, 2002.
- [2] L. M. Tolbert, F. Z. Peng, and T. Habetler, "Multilevel converters for large electric drives", *IEEE Trans. Industry Applications*, vol. 35, pp. 36–44, 1999.
- [3] A.Nabae, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter", *IEEE Trans. Industry Applications*, vol.-17, pp. 518–523, 1981.
- [4] N.Susheela, P.Satish Kumar, B.Sirisha, "Hybrid Topologies of Multilevel Converter for Current Waveform Improvement", *International Journal of Inventive Engineering and Sciences (IJIES)*, ISSN: 2319–9598, vol. 1, pp. 29-37, 2013.

- [5] J. S. Lai and F. Z. Peng, "Multilevel converters a new breed of power converters", *IEEE Trans. Industry Applications*, vol. 32, pp. 509–517, 1996.
- [6] B.Sirisha, N.Susheela and P.Satish kumar "Three Phase Two Leg Neutral Point Clamped Converter with output DC Voltage Regulation and Input Power Factor Correction" *International Journal of Power Electronics and Drive System (IJPEDS)*, vol. 2, no.2, pp. 138-150, 2012.
- [7] F. Z. Peng, J. S. Lai, J.W.McKeever, and J. VanCoevering, "A multilevel voltage-source inverter with separate DC sources for static var generation", *IEEE Trans. Industry Applications*, vol. 32, no. 5, pp. 1130–1138, 1996.
- [8] N.Susheela,P.Satish Kumar, "Evaluation of carrier based neutral point potential regulator with small dc link capacitors for diode clamped inverter", *International Journal of Inventions in Electronics & Electrical Engineering*, vol. 1, no. 3, pp. 9-22, 2017.
- [9] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, "A new multilevel PWM method: a theoretical analysis", *IEEE Trans. Power Electronics*, vol. 7, no. 3, pp. 497–505, 1992.
- [10] L. M. Tolbert and T. G. Habetler, "Novel multilevel inverter carrier based PWM method", *IEEE Trans. Industry Applications*, vol. 25, no. 5, pp. 1098–1107, 1999.
- [11] B. Ravikumar, P. Satish Kumar "Performance Analysis of Modified SVPWM Strategies for Three Phase Cascaded Multi-level Inverter fed Induction Motor Drive", *International Journal of Power electronics drives (IJPEDS)*, vol 8, no 2, pp. 835-843, 2017.
- [12] J. Pou, J. Zaragoza, P. Rodríguez, S. Ceballos, V. Sala, R. Burgos, and D. Boroyevich, "Fast-processing modulation strategy for the neutral point- clamped converter with total elimination of the low-frequency voltage oscillations in the neutral point", *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 2288–2294, 2007.
- [13] J. Zaragoza, J. Pou, S. Ceballos, E. Robles, C. Jaen, and M. Corbalan, "Voltage-balance compensator for a carrierbased modulation in the neutral-point-clamped converter", *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 305–314, 2009.
- [14] Bin Wu, "High-Power Converters and AC Drives", IEEE Press, John Wiley & Sons.
- [15] V. T. Somasekhar, K. Gopakumar, M. R. Baiju, K. K. Mohapatra, and L. Umanand, "A multilevel inverter system for an induction motor with open-end windings," IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 824–836, Jun. 2005.
- [16] M. Hagiwara, K. Nishimura, and H. Akagi, "A medium-voltage motor drive with a modular multilevel PWM inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1786–1799, 2010.

BIBLIOGRAPHY OF AUTHORS



N.Susheela obtained her B.Tech degree in Electrical and Electronics Engineering in 2003 from SSJ Engineering College, JNTU and M.E degree in 2009 in Electrical Engineering with specialization of Industrial Drives and Controls from Osmania University, Hyderabad. She is pursuing Ph.D in Department of Electrical Engineering, University College of Engineering, Osmania University, Hyderabad in the area of Multilevel Inverters. She has presented papers in various journals and conferences. Since 2007 she is working as Assistant Professor in Department of Electrical Engineering (Autonomous), Osmania University, Hyderabad, Telangana, India. Her research interests include Multilevel Inverters, Special Machines and Power Electronics.



P. Satish Kumar was born in Karimnagar, Telangana, India in 1974. He obtained the B.Tech degree in Electrical and Electronics Engineering from JNTU College of Engineering, Kakinada, India in 1996. He obtained M.Tech degree in Power Electronics in 2003 and Ph.D. degree in 2011 from JNTUH, Hyderabad. He is working as Associate Professor in the Department of Electrical Engineering, University College of Engineering (Autonomous), Osmania University, Hyderabad, India. He has more than 20 years of teaching experience. His research interests include Power Electronics, Special machines, Drives and Multilevel Inverters and guiding seven research scholars. He published many papers in various international journals and conferences. He is the editorial board member of many international journals. At present, he is actively engaged in two Research Projects in the area of Multilevel inverters funded by University Grants Commission (UGC), New Delhi and Science and Engineering Research Board (SERB), New Delhi, India.