Efficiency enhancement in a switched capacitor cell interleaved buck converter using GaN-FETs

Puneet Kaur, Payal Jaswal, Aditi Gupta
Department of Electrical and Electronics Engineering, University Institute of Engineering and Technology, Panjab University, Chandigarh, India

ABSTRACT

In this paper, a switched capacitor cell buck converter, combining two-phase interleaved operation with gallium nitride or GaN-FET technology has been presented. These technologies make it suitable for wide range of applications where efficient power conversion is essential. To validate efficacy of the proposed converter with GaN-FET, its performance is examined in relation to a similar converter that utilizes metal-oxide semiconductor field-effect transistor (MOSFET) switches. The proposed converter offers a potential advantage over the DC-DC interleaved buck converter with MOSFET switches by allowing operation at higher frequencies, resulting in a smaller inductor value. The design parameters of the inductor have also been presented. The simulation results indicate that the converter exhibits better performance than MOSFET-based converter with regards to total power losses, input and output current ripple, output voltages and subsequently achieves higher efficiency at various duty cycles and different loads. Finally, experimental verification is done to validate the simulation results.

Keywords: Electric vehicles, GaN-FET technology, Higher efficiency, Interleaved DC-DC converter, Performance analysis, Switched capacitors

1. INTRODUCTION

With advances in the field of power converters, interleaved topologies have become increasingly popular and important due to their ability to reduce input and output ripple, increasing power density, improving reliability and scalability of power converters. At the same time, switched capacitor converters can efficiently step up or step-down voltage levels. These types of interleaved converters are therefore commonly used in high-power applications like electric vehicle or EV battery chargers, renewable energy systems, voltage regulators and data centres [1]–[3]. Efforts to continuously enhance the performance of interleaved converters are going on to maximize converter efficiency through various approaches. In this paper, a switched capacitor cell based interleaved buck converter has been explored, in which conventional switches has been substituted with gallium nitride or GaN-FETs, aiming to boost efficiency.

One of the primary benefits of interleaving is that it enhances the performance of power converters in terms of efficiency. Additionally, interleaving provides improved system reliability since the converters are connected in parallel, ensuring that the system will remain operational even in the event of a failure [4]–[6]. In a conventional interleaved buck converter (IBC), there are additional components such as an inductor, a power switch, and a diode which though improves its performance but tends to make the converter bulky. Moreover, in the traditional IBC design, all the switching devices are subjected to elevated voltage levels equivalent to...
input voltage. As a result, voltage ratings of these devices are raised, giving rise to corresponding increase in the voltage drop, and consequently cost of converter increases. Another limitation of conventional IBC is that it requires a constricted pulse width to produce the lowered voltage level required for low voltage applications from the high input voltage. This complicates the design of the converter and limits the flexibility of the converter.

Several modifications/configurations have been proposed in IBC to improve its performance. Techniques utilizing turn-off snubbers and active clamp circuits to effectively reduce input current ripple, output current ripple and power losses have been discussed in [7]–[10]. The concept of coupled inductor and integrated inductor has been discussed along with improvement in voltage conversion ratio in the literature [11]–[15]. Further, different topologies have been exercised to extend the range of duty cycle for DC-DC converters [16]–[18]. Optimization of buck converters for typical step-down applications has been discussed in [19]–[21]. A two-phase interleaved buck converter that incorporates switched-cell capacitor technology for duty cycles above and below 50% has been proposed in [22]. Compared to conventional IBC, lowered voltage levels can be achieved by this converter at high duty cycles. The switched-cell capacitor also reduces the stresses on switches caused by voltage and current. All these interleaved converters discussed above use metal-oxide semiconductor field-effect transistor (MOSFET) as switches with high on-state resistance and the frequency of operation is also limited up to 100 kHz owing to the higher input and output capacitances of the MOSFET [23], [24].

For the improvement in the efficiency of DC-DC converters for potential applications like EVs [25], [26], research papers with DC-DC converters using GaN-FET switches have also been discussed in the literature [27]–[31]. The GaN-based devices offer several advantages such as the higher switching frequency owing to their low input and output capacitances, the reduction in the size of passive elements, the decrease in transition time results in lower switching losses, lower on-state resistance which results in reduced conduction losses, and higher power densities. The higher power densities allow the development of more compact power devices. The GaN-based transistors also have negative temperature coefficient of resistance, and high electron mobility. In previous studies [32], [33], a comparative analysis of the buck converter employing silicon (Si) based MOSFET, silicon carbide (SiC) based MOSFET and, GaN-based MOSFET indicates lower switching losses in SiC and GaN-based FETs than Si-based FETs and even high efficiency. A DC-DC converter has been developed utilizing GaN based E-HEMT in [34], [35]. These devices have faster switching speeds and it leads to reduction in losses arising from switching actions and subsequent enhancement in conversion efficiency [36]–[38].

The objective of this research paper is to propose a two-phase e-GaN-FET based interleaved buck converter based on switched-cell capacitor, thus exploring the advantages of both interleaved and GaN-FET technologies to boost the efficiency. Interleaved buck converter has been taken in due to its ability to reduce ripples, to increase power density and to enhance reliability for electrical applications assisted by batteries. Switched capacitors facilitate the process of varying the duty cycles to achieve voltage levels as per requirement. Traditionally, interleaved buck converter often faces challenges such as increased bulkiness, elevated voltage stresses, input/output current ripple and compromised efficiency. The novelty of this research paper is to propose a converter using GaN-FET switches that has overcome all these challenges. Accordingly, the proposed converter has reduced overall size, reduced voltage stresses and improved efficiency at higher frequencies. The operation of proposed converter at higher frequencies (up to 500 kHz) is investigated for various values of duty cycles above and below 50%. A smaller size of inductor (below100 µH) has been incorporated which reduces the overall size and cost of design. The evaluation of other parameters viz. switching and total losses, voltage ripple, and current ripple have also been discussed and compared.

The paper is further organized as: i) sections 2 discuss the design and principle of operation of the proposed converter. It also includes steady- state analysis of the converter; ii) Section 3 presents the results and discussion on basis of simulation and its comparison with converter based on conventional power switches; and iii) Section 4 presents experimental verification of simulation results; and v) Followed by conclusion in section 5.

2. PROPOSED CONVERTER AND METHODOLOGY

The circuit configuration of proposed converter in this paper has been shown in Figure 1. It has three high-frequency GaN-FET switches $Q_1$, $Q_2$, $Q_3$ with crossly placed capacitors $C_1$ and $C_2$ having parasitic resistances as $r_{C1}$ and $r_{C2}$ respectively for interleaved phases. The inductance $L_x$ is connected with the input voltage source and $L_1$ and $L_2$ are the inductances in the two interleaved stages. All the inductors ($L_1$, $L_2$, and $L_x$) have small parasitic resistances $r_{L1}$, $r_{L2}$, and $r_{Lx}$ respectively. The capacitor $C_0$ with parasitic $r_{C0}$ is the filter output capacitor of the converter and $V_o$ is the generated voltage of the proposed converter.
The gate pulses for \( Q_1 \) and \( Q_2 \) are identical, while the gate pulses of \( Q_3 \) is 180° out of phase with respect to \( Q_1 \) and \( Q_2 \). When \( Q_1 \) and \( Q_2 \) conduct the diode associated with the same phase, \( D_1 \), will not conduct whereas \( D_2 \) will conduct. Similarly, when switch \( Q_1 \) is conducting, diode \( D_2 \) will not conduct whereas diode \( D_1 \) will conduct. The two capacitors \( C_1 \) and \( C_2 \) will be charged in series when switch \( Q_1 \) and \( Q_2 \) are not conducting and they will be discharged in parallel when both these switches are conducting. The work methodology for analysis of this converter has been developed for both below and above 0.5 duty cycle and for wide range of load resistances in order to highlight the potential of the proposed converter.

![Figure 1. Proposed two-phase interleaved buck converter working on e-GaN FET](image1)

2.1. Operation of the converter with duty cycle \( \leq 0.5 \)

The switching pulses for switches \( Q_1 \), \( Q_2 \), and \( Q_3 \) for the proposed converter for duty cycle less than 0.5 have been shown in Figure 2. With \( D \leq 0.5 \) in continuous mode of conduction, the working of proposed converter can be divided into four modes [22]. For mode 1 (0-\( t_0 \)), Figure 3 represents the circuit for this operating mode. Before this mode, none of the switches were conducting and the capacitors \( C_1=C_2 \) were getting charged through the input supply and the freewheeling diode \( D_1 \) and \( D_2 \) were conducting. During this mode, the switch \( Q_1 \) and \( Q_2 \) are conducting and the diode \( D_1 \) is reverse biased. The switch \( Q_3 \) is given complementary pulses to the \( Q_1 \) and \( Q_2 \) and it is not conducting whereas the diode \( D_2 \) is forward biased. The connection of the capacitors \( C_1 = C_2 \) will change from series to parallel in this mode of conduction and these capacitors will get discharged to the load. The current in the inductor \( L_1 \), \( L_x \) will increase in this mode and the inductor \( L_2 \) will discharge through the load.

![Figure 2. Proposed converter switching pulses for \( D \leq 0.5 \)](image2)

For mode 2 (\( t_0-t_1 \)), Figure 4 shows the converter in this mode of operation. During this mode, all three switches that are \( Q_1 \), \( Q_2 \), and \( Q_3 \) are not conducting. \( L_1 \) and \( L_2 \), interleaved inductors, discharges through load whereas \( C_1 \), \( C_2 \) charges through path \( V_{dc}-L_x-C_1-D_1-C_2 \). In mode 3 (\( t_1-t_2 \)), Figure 5 shows the converter in this mode of operation. During this mode of operation, switch \( Q_3 \) is conducting whereas switches \( Q_1 \) and \( Q_2 \) are given complementary pulses with respect to switch \( Q3 \). During this operating mode, input charges \( L_2 \), while \( L_1 \) discharges through load simultaneously. The two identical capacitors are still getting charged during this mode of operation. While in mode 4 (\( t_2-t_3 \)), during this mode, no switch is in conduction and \( L_1 \) and \( L_2 \) discharges through load. During this mode, the converter operates similarly to that in mode 2.

![Figure 3. Operating mode 1 of proposed converter for \( D \leq 0.5 \)](image3)
2.2. Operation of the converter with duty cycle ≥ 0.5

The switching pulses for the converter for this range of duty cycle have been shown in Figure 6. With \( D \geq 0.5 \) in continuous conduction mode, the working of proposed converter can be divided into four modes as:
- Mode I \((0-t_0)\), during this mode, all three switches are in conduction. The current increases through \( L_1, L_2 \) and \( L_x \) whereas, the identical capacitors are discharging in parallel. Figure 7 shows the proposed converter’s operation in this mode.
- Mode II \((t_1-t_2)\), during this mode, \( Q_1 \) and \( Q_2 \) conduct and the switch \( Q_3 \) does not conduct whereas the diode \( D_1 \) doesn’t conduct and \( D_2 \) does conduct. The current through \( L_1 \) and \( L_x \) increases whereas current through \( L_2 \) decreases. The proposed converter’s operation during this mode is akin to mode 2.
- Mode III \((t_2-t_3)\), during this mode, \( Q_1, Q_2 \), and \( Q_3 \) are in conduction. The current through the \( L_1, L_2, \) and \( L_x \) is increasing in this mode of conduction whereas the identical capacitors are discharging in parallel. The proposed converter’s operation is akin to mode 3.
- Mode IV \((t_3-t_4)\), during this mode, \( Q_3 \) conducts and \( Q_1 \) and \( Q_2 \) do not conduct. The operation in this mode is akin to mode 4 of the proposed converter. \( D_1 \) and \( D_2 \), diodes, are biased in forward and reverse directions respectively.

2.3. DC analysis of proposed converter

The proposed converter is assumed to operate in steady state, assuming all the switches and diodes are ideal. Furthermore, the parasitic resistances associated with inductors as well as with capacitors are neglected. The two capacitors, \( C_1 \) and \( C_2 \), are considered to be identical that is they have same capacitance value \( C \). The inductors connected on the load side are also considered to be identical. Additionally, the output capacitor \( C_0 \) is presumed to be large enough capacitance to maintain the output voltage constant.

2.3.1. Analysis of the converter with \( D \leq 0.5 \)

There are two identical capacitors \( C_1 \) and \( C_2 \), which will charge and discharge depending upon the sequence of turning on and turning off the switches \( Q_1, Q_2 \), and \( Q_3 \). The voltages of the identical capacitors are assumed to be same that is \( V_{c1}=V_{c2}=V_c \). By using the volt-sec principle, \((1)-(3)\) can be written for \( L_1, L_2, \) and \( L_x \) in mode 1 [22]:
\[ V_{LX} = V_{dc} - V_c \]  \hspace{1cm} (1)
\[ V_{LX} = V_{dc} - V_c \]  \hspace{1cm} (2)
\[ V_{L2} = -V_o \]  \hspace{1cm} (3)

The voltage across the load can be written as (4):
\[ V_o = V_{co} \]  \hspace{1cm} (4)

By using the volt-sec principle (5)-(7) can be written for L\(_1\), L\(_2\), and L\(_x\) in mode 2:
\[ V_{L1} = -V_o \]  \hspace{1cm} (5)
\[ V_{L2} = -V_o \]  \hspace{1cm} (6)
\[ V_{LX} = V_{dc} - 2V_c \]  \hspace{1cm} (7)

The voltage across the load can be written as (8):
\[ V_o = V_{co} \]  \hspace{1cm} (8)

Similarly, by using the volt-sec principle the (9)-(11) can be written for L\(_1\), L\(_2\), and L\(_x\) in mode 3:
\[ V_{L1} = -V_o \]  \hspace{1cm} (9)
\[ V_{L2} = V_c - V_o \]  \hspace{1cm} (10)
\[ V_{LX} = V_{dc} - 2V_c \]  \hspace{1cm} (11)

The voltage across the load can be written as (12):
\[ V_o = V_{co} \]  \hspace{1cm} (12)

For mode 4, the voltage in (5)-(8) are used.

### 2.3.2. Analysis of the converter with D ≥ 0.5

There are two identical capacitors C\(_1\) and C\(_2\), which will charge and discharge depending upon the sequence of turning on and turning off the switches Q\(_1\), Q\(_2\), and Q\(_3\), the voltages of the identical capacitors are assumed to be the same that is \( V_{c1} = V_{c2} = V_c \). By using the volt-see principle, the (13)-(15) can be written for L\(_1\), L\(_2\), and L\(_x\) in mode I [22]:
\[ V_{LX} = V_{dc} - V_c \]  \hspace{1cm} (13)
\[ V_{L1} = V_c - V_o \]  \hspace{1cm} (14)
\[ V_{L2} = -V_o \]  \hspace{1cm} (15)

The voltage across the load can be written as (16):
\[ V_o = V_{co} \]  \hspace{1cm} (16)

By using the volt-sec principle (17)-(19) can be written for L\(_1\), L\(_2\), and L\(_x\) in mode II.
\[ V_{LX} = V_{dc} - V_c \]  \hspace{1cm} (17)
\[ V_{L1} = V_c - V_o \]  \hspace{1cm} (18)
\[ V_{L2} = -V_o \]  \hspace{1cm} (19)

The voltage across the load can be written as (20):
\[ V_o = V_{co} \]  \hspace{1cm} (20)
The voltage equations of the mode III are akin to that of mode I and the voltage equations of the mode IV are akin to the mode 3 for $D \leq 0.5$.

### 2.4. DC conversion ratio of voltage

The expression for the voltage conversion ratio provides valuable insights into the efficiency of the proposed converter. Utilizing appropriate equations, the voltage conversion ratio has been derived, taking into consideration duty cycles both above and below 0.5. This comprehensive approach ensures a thorough assessment of the converter's performance across various operational scenarios.

#### 2.4.1. The voltage conversion ratio for duty cycle $D \leq 0.5$

During the stable state, the average value of voltage is zero across inductor, which can be expressed utilizing volt-sec principle. For getting expression of $L_x$, (21) is written using voltage-second balance as in [39]:

$$(V_{dc} - V_c)DT_s + (V_{dc} - 2V_c)(0.5 - D)T_s + (V_{dc} - 2V_c)DT_s + (V_{dc} - 2V_c)(0.5 - D)T_s = 0 \quad (21)$$

The expression for $V_{dc}$ obtained from (21) is written as (22).

$$V_{dc} = V_c(2 - D) \quad (22)$$

Similarly, the expression obtained for the inductor $L_1$ by using the voltage second balance is given in (23).

$$(V_c - V_o)DT_s - V_o(0.5 - D)T_s - V_oDT_s + V_o(0.5 - D)T_s = 0 \quad (23)$$

The expression for $V_o$ obtained from equation (23) is written as (24).

$$V_o = V_c \ast D \quad (24)$$

The (22) also provides the expression for $V_c$ which can be substituted in (24) to obtain the ratio of voltage conversion, $H$, of the proposed converter. The expression for $H$ is given as (25).

$$H = \frac{V_o}{V_{dc}} = \frac{D}{2 - D} \quad (25)$$

#### 2.4.2. The voltage conversion ratio for $D \geq 0.5$

During the stable state, the average value of voltage is zero across inductor, which can be expressed utilizing volt-sec principle [22], [39]. For getting expression of $L_x$, (26) is written using voltage-second balance:

$$(V_{dc} - V_c)DT_s - (V_{dc} - 2V_c)(1 - D)T_s = 0 \quad (26)$$

The expression for $V_{dc}$ obtained from equation (26) is written as (27).

$$V_{dc} = V_c(2 - D) \quad (27)$$

By applying the volt-sec principle to the inductor $L_1$, (28) is obtained:

$$(V_c - V_o)DT_s - V_o(0.5 - D)T_s = 0 \quad (28)$$

The expression for $V_o$ obtained from equation (28) is written as (29).

$$V_o = V_c \ast D \quad (29)$$

Substituting the value of $V_c$ from (27) into (29), ratio of conversion of voltage ($H'$) is determined as (30).

$$H' = \frac{V_o}{V_{dc}} = \frac{D}{2 - D} \quad (30)$$

#### 2.5. Design value of inductor

As previously mentioned, the proposed converter allows for the selection of a smaller inductor value. Utilizing appropriate equations, the inductor value has been determined and is presented for two duty cycle scenarios, as detailed in references [22] and [39]. This design flexibility enables optimization for various operational conditions, enhancing the converter's performance and versatility.

2.5.1. For $D \leq 0.5$

The ripple associated with inductor $L_x$ is given in (31).

$$\Delta i_L = \frac{V_o(1-D)T_s}{L_x} \quad (31)$$

The inductor current ripple of the inductors $L_1$ and $L_2$, which are assumed to be identical ($L_1 = L_2 = L$) is given in (32).

$$\Delta i_L = \frac{V_o(1-D)T_s}{L} \quad (32)$$

With $D \leq 0.5$, the minimum values for the design of inductors $L_1$, $L_2$, and $L_x$ can be evaluated with the average and ripple currents. The minimum value of the current for inductor $L_x$, $L_1$, and $L_2$ are given in (33)-(35).

$$I_{x_{\text{min}}} = I_{x_{\text{avg}}} - \left(\frac{\Delta i_L}{2}\right) \quad (33)$$

$$I_{1_{\text{min}}} = I_{1_{\text{avg}}} - \left(\frac{\Delta i_L}{2}\right) \quad (34)$$

$$I_{2_{\text{min}}} = I_{2_{\text{avg}}} - \left(\frac{\Delta i_L}{2}\right) \quad (35)$$

The minimum value of inductor current at the boundary condition is zero and written as (36)-(37).

$$0 = I_{x_{\text{min}}} \quad (36)$$

$$I_{x_{\text{avg}}} = \left(\frac{\Delta i_L}{2}\right) \quad (37)$$

The average inductor current, $I_{x_{avg}}$, for the $L_x$ is same as $I_0$, which is determined by equating average power supplied by the input with average power absorbed by the load, as (38).

$$P_0 = P_{in} \quad (38)$$

Where, output power is represented by $P_o$ and input power by $P_{in}$.

From (39), $I_0$ can be expressed in terms of the $V_o$, $V_{dc}$, and $I_0$ as (40).

$$V_0I_0 = V_{dc}I_{in} \quad (39)$$

$$I_{x_{avg}} = I_{in} = \frac{V_0}{V_{dc}} \quad (40)$$

By substituting (25) in (40) we get (41).

$$I_{x_{avg}} = \left(\frac{D}{2-D}\right)I_0 \quad (41)$$

Therefore, by substituting the (31) and (41) in (37), the boundary load ($n_{LX}$) for $L_x$ is computed and given in (42).

$$R_{LX} = \frac{2L_{x_{\text{min}}}}{(1-D)(2-D)T_s} \quad (42)$$

Where, $L_{x_{\text{min}}}$ is the minimum value of inductance at this condition and given as (43).

$$L_{x_{\text{min}}} = \frac{(1-D)(2-D)R_{LX}T_s}{2D} \quad (43)$$

Therefore, the value of $L_{x_{\text{min}}}$ has been taken as 14.4 $\mu$H. Similarly, the minimum value of current at boundary for inductor $L_1$ and $L_2$ ($L_1= L_2 = L$) is given in (44).

$$I_{1_{\text{min}}} = I_{2_{\text{min}}} = I_{x_{\text{min}}} = 0 \quad (44)$$

The average inductor current for $L_1$ and $L_2$ is given in (45).

$$I_{x_{\text{avg}}} = \frac{\Delta i_L}{2} \quad (45)$$

Each inductor carries the average value of current same as that of half of the load current as in (46).
\[
\frac{i_{OB}}{2} = \frac{(1-D)rLDR}{L} \tag{46}
\]

Where, \( i_{OB} \) is the boundary load current. The minimum value of the inductance required for continuous conduction mode can be computed from the (47).

\[
L_{1\min} = L_{2\min} = L_{\min} = R_{LB}(1-D)T_S \tag{47}
\]

The values of \( L_{1\min} \) and \( L_{2\min} \) are computed as 3.2 \( \mu \)H.

2.5.2. For \( D \geq 0.5 \)

For duty cycles greater than 0.5, the analysis can be carried out for the design of the inductor values as well as for the value of ripple in inductor current in the similar way as presented in above section. In this case, the ripple in inductor current will be same as that of (31) and (32). The values of the minimum inductances for the consideration of design for \( D \geq 0.5 \) are similar to that of the (43) and (47).

2.6. Power losses and efficiency

Table 1 shows various losses considered for the proposed converter. The losses resulting from conduction and switching are evaluated for all GaN-FET switches, assuming identical on-state resistance \( (r_{ds}) \) and output capacitance \( (C_r) \) of the switches respectively. The forward resistance of diodes is given as \( r_1 \) and \( V_d \) is the forward voltage of diodes. The analysis is done including parasitic resistances of inductors and assuming all capacitors as ideal [39], [40]. The converter’s efficiency can be computed as (48) and losses as (49).

\[
\eta = \frac{P_0}{P_0 + P_{loss}} = \frac{1}{1 + \frac{P_{loss}}{P_0}} \tag{48}
\]

Where:

\[
P_{loss} = P_{rds} + P_S + P_d + P_{fd} + P_{rLx} + P_{rL} \tag{49}
\]

<table>
<thead>
<tr>
<th>Losses</th>
<th>Expression</th>
<th>Losses</th>
<th>Expression</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conduction losses of switches ( (P_{con}) )</td>
<td>( \frac{3}{4}r_{ds} \left( \frac{P_0}{R_L} \right) D )</td>
<td>Forward bias loss of diode ( (P_{fd}) )</td>
<td>( \frac{V_0}{V_d} \left( 1 - D \right) )</td>
</tr>
<tr>
<td>Switching losses ( (P_{sw}) )</td>
<td>( \frac{3C_rP_0R_L}{D^2T_S} )</td>
<td>Loss due to ( r_{ds} ) ( (P_{ds}) )</td>
<td>( r_L \left( \frac{D}{2 - D} \right) \left( \frac{P_0}{R_L} \right) )</td>
</tr>
<tr>
<td>Conduction losses of diodes ( (P_d) )</td>
<td>( \frac{P_0r_d(1 - D)}{2R_L} )</td>
<td>Loss due to ( r_{ds} ) ( (P_{ds}) )</td>
<td>( \frac{r_L}{2R_L} P_0 )</td>
</tr>
</tbody>
</table>

3. RESULTS AND DISCUSSION

The simulation-based model of the proposed converter with GaN-FET switches and the converter with MOSFET switches has been designed as shown in Figure 8, based on the parameters given in Table 2. The specifications of the switches have been given in Table 3. The operating duty ratio range of converter is set between 0.2 and 0.75, with a minimum load resistance of 2 \( \Omega \) and a maximum of 24 \( \Omega \). From (43) and (47), the minimum possible values of the inductance \( L_{\min} \) for the proposed converter with a chosen switching frequency of 500 kHz is calculated as 14.4 \( \mu \)H and the \( L_{min} = L_{2\min} = 3.2 \mu H \).

3.1. Voltage output obtained from converter

The voltage output of proposed converter and the converter with MOSFET switches has been evaluated with a duty cycle of 0.4 and 0.7 by using the parameters in Tables 2 and 3. Figures 9 and 10 compare the output voltage of the proposed converter with GaN-FET and MOSFET-based converter. The results show that the output voltage of the proposed converter is 4.62 V and 10.46 V at a duty cycle of 0.4 and 0.7 respectively. The output voltage with MOSFET reaches 4.592 V and 10.29 V at a duty cycle of 0.4 and 0.7 respectively. Therefore, the proposed converter with GaN-FET leads to an increase in the output voltage as compared to MOSFET-based converter.

Furthermore, a comparison has been drawn between proposed converter with GaN-FET switches and existing converter with MOSFET switches over wide range of duty cycles considered from 0.3 and 0.7. The results shown in Figure 11, indicate that at 0.3 duty ratio, the proposed converter has output voltage of 3.2 V, while the converter with MOSFET switches has an output voltage of 3.1 V. At a duty ratio of 0.7, the proposed converter has an output voltage of 10.46 V, which is higher than 10.29 V output voltage achieved by
Efficiency enhancement in a switched capacitor cell interleaved buck converter using MOSFET switches. Therefore, it can be comprehended that the proposed converter has a wider operating range with better output voltage performance. Table 4 shows the comparison of output voltage at different duty cycles.

Figure 8. Simulink-based model of proposed converter

Table 2. Parameters for circuit simulation of converters using MOSFET and GaN-FET

<table>
<thead>
<tr>
<th>Circuit variable</th>
<th>MOSFET</th>
<th>GaN-FET</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage ($V_{dc}$)</td>
<td>20 V</td>
<td>20 V</td>
</tr>
<tr>
<td>Switching Frequency ($f_s$)</td>
<td>50 kHz</td>
<td>500 kHz</td>
</tr>
<tr>
<td>Inductance</td>
<td>$L_1, L_2, L_3 = 180 \mu H$</td>
<td>$L_1, L_2, L_3 = 75 \mu H$</td>
</tr>
<tr>
<td>Parasitic resistance of inductor</td>
<td>$r_L = 0.07 \Omega$</td>
<td>$r_L = 0.02976 \Omega$</td>
</tr>
<tr>
<td>The capacitance of identical capacitors</td>
<td>220 µF</td>
<td>220 µF</td>
</tr>
<tr>
<td>The capacitance of the output capacitor ($C_o$)</td>
<td>330 µF</td>
<td>330 µF</td>
</tr>
<tr>
<td>Forward voltage drop of diode ($V_D$)</td>
<td>0.39 V</td>
<td>0.39 V</td>
</tr>
<tr>
<td>Forward resistance of diode ($r_D$)</td>
<td>0.078 Ω</td>
<td>0.078 Ω</td>
</tr>
<tr>
<td>Parasitic resistance of output capacitance ($r_C$)</td>
<td>0.22 Ω</td>
<td>0.22 Ω</td>
</tr>
</tbody>
</table>

Table 3. Electrical characteristics of power switches for simulation

<table>
<thead>
<tr>
<th>Supplier</th>
<th>GaN-FET</th>
<th>Si-MOSFET</th>
</tr>
</thead>
<tbody>
<tr>
<td>EPC</td>
<td>0.008 Ω</td>
<td>0.075 Ω</td>
</tr>
<tr>
<td>EPC2215</td>
<td>390 pF</td>
<td>315 pF</td>
</tr>
<tr>
<td>IRFP250NPhF</td>
<td>2 pF</td>
<td>83 pF</td>
</tr>
<tr>
<td>Part number</td>
<td>200 V</td>
<td>200 V</td>
</tr>
<tr>
<td>On-state resistance</td>
<td>0.3</td>
<td>3.155</td>
</tr>
<tr>
<td>Output capacitance</td>
<td>0.4</td>
<td>4.6</td>
</tr>
<tr>
<td>Reverse transfer capacitance</td>
<td>0.5</td>
<td>6.272</td>
</tr>
<tr>
<td>Drain to source voltage</td>
<td>0.6</td>
<td>8.14</td>
</tr>
<tr>
<td>Input capacitance</td>
<td>0.7</td>
<td>10.29</td>
</tr>
</tbody>
</table>

Table 4. Comparison of output voltage at different duty ratios

<table>
<thead>
<tr>
<th>Duty ratio</th>
<th>Output voltage of converter with MOSFET (V)</th>
<th>Output voltage of proposed converter (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.3</td>
<td>3.155</td>
<td>3.169</td>
</tr>
<tr>
<td>0.4</td>
<td>4.6</td>
<td>4.7</td>
</tr>
<tr>
<td>0.5</td>
<td>6.272</td>
<td>6.335</td>
</tr>
<tr>
<td>0.6</td>
<td>8.14</td>
<td>8.25</td>
</tr>
<tr>
<td>0.7</td>
<td>10.29</td>
<td>10.46</td>
</tr>
</tbody>
</table>

Figure 9. Output voltage at 0.4 duty cycle

Efficiency enhancement in a switched capacitor cell interleaved buck converter using MOSFET switches ... (Puneet Kaur)
3.2. Assessment of input and output current ripple

The output current ripple of proposed converter and converter based on MOSFET switches has been compared and the waveforms are shown in Figures 12 and 13 at a duty cycle of 0.4 and 0.7 respectively. At a duty cycle of 0.4, the proposed converter has the ripple of 0.027 A in output current, while the converter with MOSFET switches have a ripple of 0.114 A in output current. Similarly, at duty cycle of 0.7, ripple of 0.05 A appears in output current of proposed converter as compared to 0.21 A ripple in output current of a converter with MOSFET switches. Therefore, the proposed converter with GaN-FET has reduced the ripple content in the output current more efficiently than the MOSFET-based converter.

The input current ripple of proposed converter and MOSFET-based converter has been shown in the Figures 14 and 15 at a duty cycle of 0.4 and 0.7 respectively. The ripple in input current of the proposed converter is 0.0817 A and 0.089 A at a duty cycle of 0.4 and 0.7 respectively whereas input current ripple of the MOSFET based converter is 0.3396 A and 0.3647 A at a duty cycle of 0.4 and 0.7 respectively. Therefore, the proposed converter with GaN-FET exhibits better results in reducing the input current ripple as compared to the converter with MOSFET switches.

3.3. Assessment of output voltage ripple

The output voltage ripple of the proposed converter and the converter with MOSFET switches has been compared at a duty cycle of 0.4 and 0.7 respectively as shown in Figure 16 and Figure 17. The proposed converter exhibits a ripple of 0.005 V at 0.4 duty cycle, while the converter with MOSFET switches have a ripple of 0.04 V. Similarly, at 0.7 duty cycle, the proposed converter has ripple of 0.01 V whereas, converter with MOSFET switches has ripple of 0.024 V. Hence, the results indicate that the proposed converter with GaN-FET exhibits better performance in reducing the output voltage ripple.

![Figure 10. Output voltage at 0.7 duty cycle](image)

![Figure 11. Output voltage for different duty ratios](image)
Figure 12. Comparison of output current ripple at duty cycle of 0.4

Figure 13. Comparison of output current ripple at duty cycle at 0.7

Figure 14. Comparison of input current ripple at duty cycle of 0.4
Figure 15. Comparison of input current ripple at duty cycle of 0.7

Figure 16. Comparison of output voltage ripple at duty cycle of 0.4

Figure 17. Comparison of output voltage ripple at duty cycle of 0.7
3.4. Assessment of efficiency

The proposed converter’s efficiency has been evaluated at duty cycle ranging from 0.4 and 0.7 and the outcomes have been presented in Figure 18. The proposed converter achieves an efficiency of 90.55% at a 0.4 duty cycle and reaches to 96.31% at a duty cycle of 0.7. In comparison, the efficiency of converter with converter MOSFET switches is 89.39% at a duty cycle of 0.4 which increases to 94.86% at a duty cycle of 0.7. Hence, the efficiency has been optimized by the proposed converter with GaN-FET at all duty cycles under consideration.

Furthermore, the efficiency of the proposed converter is evaluated by increasing the load resistance, and the results have been compared with those of existing converter based on power MOSFET switches. Figure 19 depicts that the proposed converter with GaN-FET maintains higher efficiency at all load resistances considered than the existing converter. Table 5 shows the values of efficiency obtained with the two compared converters for different duty cycles. Table 6 shows the values of efficiency obtained with the two compared converters with the varying load resistance.

Figure 18. Efficiency evaluation of proposed converter at various duty ratios

Figure 19. Efficiency evaluation of the proposed converter at various load resistances

<table>
<thead>
<tr>
<th>Load resistance (Ω)</th>
<th>Proposed converter η (%)</th>
<th>Converter with MOSFET switches η (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.2</td>
<td>96.04</td>
<td>93.91</td>
</tr>
<tr>
<td>3.33</td>
<td>96.2</td>
<td>94.4</td>
</tr>
<tr>
<td>4</td>
<td>96.25</td>
<td>94.59</td>
</tr>
<tr>
<td>5</td>
<td>96.3</td>
<td>94.86</td>
</tr>
</tbody>
</table>

Table 6. Comparison of η with varying load resistance
3.5. Losses evaluation

The power losses of the proposed converter and the converter with MOSFETs have been evaluated at a duty cycle of 0.4 and 0.7 and the outcomes are depicted in Figure 20. The power losses of the converter with MOSFET switches are 0.218 W and 0.474 W at 0.4 and 0.7 duty cycle respectively whereas the power losses of the proposed converter are obtained as 0.026 W and 0.314 W at respective duty cycles. Therefore, as per the evaluated results, the power losses have decreased with proposed converter as compared to the existing converter with MOSFET switches. The reduction in power losses lead to increased efficiency, which leads to cost savings and improved performance in many applications.

Figure 20. Comparison of total power losses of the proposed converter and existing converter at various duty ratios

4. EXPERIMENTAL VERIFICATION

A prototype of the topology is developed as shown in Figure 21 with specifications of GaN-FET switches as presented in Table 3. To assess the converter's performance in a real-time environment, an experimental setup is implemented with elevated operating values, as illustrated in Figure 22. The developed converter demonstrates an input voltage range, extending up to 50 V, and a rating of 800 W. This augmentation in scale provides a comprehensive evaluation of the converter's capabilities, allowing for a thorough examination of its behavior under conditions that closely resemble practical applications. The experimental setup consists of controlled DC power supply, programmable electronic load (current sink), series resistive shunts, heat sinks and cooling fan for DC-DC converter heat dissipation and measurement equipment.

Figure 21. Developed prototype of the converter
Figure 22. Experimental set-up of proposed IBC

While co-relating results of experimental set-up and simulation, it should be noted that experimental prototype has a higher rating in comparison to the values employed in the simulation model. This is done to assess the proposed converter's performance in a real-time environment. Scope shot in Figure 23 shows the
180° phase shifted gate pulses for GaN-FET drive in buck converter. One of the gate pulses is for \( Q_1 \), \( Q_2 \) and other for \( Q_3 \). Input and output voltage for the developed converter is shown in Figure 24. The output voltage in the Figure 24 is corresponding to a duty ratio of 0.8 and can be validated as per equations (24) and (29) given in section 2. Figure 25 shows the voltage and current waveforms of the developed converter when connected to an active load. Highlighted measurements are captured with a duty cycle of 0.6 (14 V/2.5 A), 0.7 (16 V/7.5 A) and 0.8 (18 V/12.5 A). Figure 26 shows the waveforms for inductor current (\( L_1 \)/\( L_2 \)) at duty cycle of 0.2 for the developed converter.

Table 7 summarizes the test results of the developed DC-DC converter. The developed converter is tested as a current controlled source for battery charging application. During testing, battery was charged with charging current ranging from 11.80 A to 25.30 A. The steady state heat sink temperature varies from 62.69 °C to 83.61 °C. As on-state resistance (\( r_{\text{DSON}} \)) of the GaN-FET increases with rise in temperature, there is increase in the conduction losses of GaN switches from 0.501 W to 2.688 W under the given testing conditions. These losses are only 2% to 10% of total losses. It is highlighted here that overall efficiency of the developed converter is maintained above 96% with output currents ranging from 10 A to 25 A approximately.

### Table 7. Efficiency and losses

<table>
<thead>
<tr>
<th>Input voltage (volts)</th>
<th>Output voltage (volts)</th>
<th>Temperature (heat sink) (°C)</th>
<th>Input shunt voltage (mV)</th>
<th>Input current (A)</th>
<th>Output shunt voltage (mV)</th>
<th>Output current (A)</th>
<th>( P_{\text{input}} ) (W)</th>
<th>( P_{\text{output}} ) (W)</th>
<th>Efficiency (η (%))</th>
<th>Losses (W)</th>
<th>GaN-FET conduction losses (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>43.91</td>
<td>36.14</td>
<td>62.69</td>
<td>10.10</td>
<td>10.10</td>
<td>11.80</td>
<td>11.80</td>
<td>443.49</td>
<td>426.45</td>
<td>96.158</td>
<td>17.04</td>
<td>0.501</td>
</tr>
<tr>
<td>43.87</td>
<td>36.22</td>
<td>75.11</td>
<td>15.10</td>
<td>15.10</td>
<td>17.70</td>
<td>17.70</td>
<td>662.44</td>
<td>641.09</td>
<td>96.778</td>
<td>21.34</td>
<td>1.222</td>
</tr>
<tr>
<td>43.83</td>
<td>34.37</td>
<td>83.61</td>
<td>20.40</td>
<td>20.40</td>
<td>25.30</td>
<td>25.30</td>
<td>894.13</td>
<td>869.56</td>
<td>97.252</td>
<td>24.57</td>
<td>2.688</td>
</tr>
</tbody>
</table>

### 5. CONCLUSION

In this paper, a switched capacitor cell based interleaved buck converter with GaN-FET switches has been explored, with the aim to achieve higher efficiency. To validate the potential of the proposed converter, its performance has been compared against conventional MOSFET-based converter. The evaluation considers various performance indices viz. efficiency, power losses, output voltage, input current ripple, output current ripple and output voltage ripple. The outcomes show reduced power losses, thus leading to higher efficiency at varying duty cycles and different loading conditions. Additionally, it supports the use of a small inductor (reduced size), high frequency operation and provides better output voltage regulation. Experimental results further validate the...
simulation results of this research work. In future work, one potential path involves addition of a current control loop to control the output voltage in case of dynamic changes in input voltage. Also, the presented converter can be analysed for discontinuous conduction and the inductors can be replaced with the coupled inductors.

ACKNOWLEDGEMENTS
Authors thank University Institute of Engineering and Technology, Panjab University, Chandigarh, India for their support during this research. Experimental verification has been supported by Bright Controls LLP, Bangalore, India.

REFERENCES
Biographies of Authors

Puneet Kaur is currently working as an assistant professor in the Department of Electrical and Electronics Engineering (EEE) at UIET, Panjab University, Chandigarh, India. Holding a Ph.D. in Power Electronics from Panjab University and M.E. in Power Systems from Punjab Engineering College, Chandigarh, she has interest in the applications of power electronics in power systems, electric drives, and DC-DC converters for efficient power transfer. Her research journey includes development of a DC motor performance analyzer for comprehensive data analysis and consultancy project on battery monitoring for electric vehicles. She can be contacted at email: puneetee@pu.ac.in.

Payal Jaswal is working as post graduate engineer at Jacobs Engineering Pvt. Ltd, India. She has done her masters in Power Systems from University Institute of Engineering and Technology, Panjab University, Chandigarh and Bachelor of Engineering from DAV Institute of Engineering and Technology, Jalandhar. She can be contacted at email: payaljaswal02@gmail.com.

Aditi Gupta is assistant professor in Electrical and Electronics Engineering Department, UIET, Panjab University, Chandigarh, India. She has completed her B.Tech. in Electrical Engineering from Kurukshetra University, India in 2002 with honours, M.E. in Electrical Engineering from PEC, Chandigarh, India in 2004 with distinction and Ph.D. from Panjab University, Chandigarh, India in 2019, in the area of ancillary services management including renewables. Her research interests include ancillary services management in deregulated power systems, load frequency control, reactive power management, congestion management, power electronics, and renewable energy resources. She has also authored a book, Automatic Control Engineering, Wiley India in the year 2015. She can be contacted at email: aditigupta@pu.ac.in.