Current mode control of single phase grid tie inverter with anti-islanding

Sanjay Lakshminarayanan, Kiran Kumar B M, S. Nagaraja Rao, Pranupa S.


The aim of this paper is to explore the use of various current mode control (CMC) techniques to design a single phase grid tie inverter integrated with anti-islanding protection. Three types of CMC techniques have been discussed, namely current hysteresis control (CHC), constant frequency control (CFC) and average current mode control (ACMC). The performance of the grid tie inverter in the event of grid voltage failure is also studied to help install an anti-islanding mechanism. The proposed control techniques shall eliminate the use of Phase locked loop (PLL) control as the current reference is generated from the grid voltage itself. All three current mode control techniques of an inverter have been simulated in MATLAB/Simulink to evaluate the performance of the designed inverter. The simulated results show a current THD of less than 5% in all three methods and a good anti-islanding response.


Anti-islanding, Average current mode control, Current hysteresis control, Constant frequency control, Phase locked loop, Total harmonic distortion

Full Text:




  • There are currently no refbacks.

Copyright (c) 2021 Sanjay Lakshminarayanan, Kiran Kumar B M, S. Nagaraja Rao, Pranupa S.

Creative Commons License

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.