Modified asymmetrical 13-level inverter topology with reduce power semiconductor devices

M Saad Arif, Zeeshan Sarwer, Shahrin Md Ayob, Mohd Zaid, Shahbaz Ahmad


This paper introduces a modified multilevel inverter topology with asymmetrical dc sources combination. The significant features of the proposed circuit are the reduced number of switches and low total standing voltage (TSV). Proposed topology utilizes ten switches to produce 13 level output with per unit TSVp.u of 5.33. An additional feature of the proposed topology is the inherent negative level generation as there is no requirement of an H-bridge for the polarity reversals. Nearest level control (NLC) technique is used as the modulation strategy. Performance of the proposed topology is validated through extensive analysis using Simulink and PLECS software. Detailed circuit analysis and its power loss, as well as efficiency studies, have been carried out under constant and dynamic load conditions. Results obtained shows that the proposed topology is working well, producing an output of 13-level with total harmonic distortion of 6.36% and inverter efficiency of 98.8%. The topology is extended to n-level structure, and its generalized expressions for different parameters were formulated. The comparison of the generalized structure with other existing topology is carried out, and it is found that the proposed topology outperform other topologies on many parameters.

Full Text:




  • There are currently no refbacks.

Copyright (c) 2020 M Saad Arif, Zeeshan Sarwer, Shahrin Md Ayob, Mohd Zaid, Shahbaz Ahmad

Creative Commons License

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.