A proposed asymmetrical configuration of cascaded multilevel inverter topology for high level generation

Lipika Nanda, Chitralekha Jena, Arjyadhara Pradhan, Babita Panda


Multilevel inverters are having high demand in high power applications. It works in medium voltage range. In this converter, for specific time intervals fewer switches will be conducting so switching loss is also reduced. This paper represents overall total harmonic distortion (THD) for different levels and different carrier frequencies. Switching loss, conduction loss of inverter has been discussed and hence inverter efficiency can be calculated. Phase displacement pulse width modulation method has been proposed in order to generate pulses. The proposed topology is well presented by its practical implementation with two current direct sources. All the simulations are being carried out using MATLAB/Simulink platform to validate the hardware results.


asymmetric MLI; bidirectional switch; switching loss; symmetric MLI; total harmonic distortion; voltage stress

Full Text:


DOI: http://doi.org/10.11591/ijpeds.v13.i1.pp289-297


  • There are currently no refbacks.

Copyright (c) 2022 Lipika Nanda, Chitralekha Jena, Arjyadhara Pradhan, Babita Panda

Creative Commons License

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.