Analysis of Binary DC Source Reduced Switch 7-level Inverter

V. Arun, B. Shanthi, M. Arumugam


This paper proposes a binary DC source reduced switch 7-level inverter. Binary DC source reduced switch inverter is triggered by the Unipolar PWM strategy having sinusoidal and trapezoidal reference with triangular carriers. These Pulse Width Modulating (PWM) strategies include Phase Disposition (PD), Alternate Phase Opposition Disposition (APOD), Carrier Overlapping (CO). Performance factors like Total Harmonic Distortion (THD), VRMS (fundamental) and crest factor are evaluated for various modulation indices. Simulations were performed using MATLAB-SIMULINK. It is observed that UPDPWM strategy with trapezoidal reference provides output with relatively low distortion and UCOPWM strategy with trapezoidal reference provides relatively higher fundamental RMS output voltage.

Full Text:




  • There are currently no refbacks.

Copyright (c) 2015 V. Arun, B. Shanthi, M. Arumugam

Creative Commons License

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.