Madheswaran, Sivasakthi, SRM Institute of Science and Technology, India

• Vol 15, No 2: June 2024 - Power_Electronics_Devices
  Design of a high-speed MCML D-Latch at 0.6 V in 45 nm CMOS technology
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.