Bharatiraja, C, SRM University, India

• Vol 7, No 2: June 2016 - Power_Converter_Circuits_Topologies_and_Designs
  FPGA Based Design and Validation of Asymmetrical Reduced Switch Multilevel Inverter
  Abstract  PDF
• Vol 7, No 3: September 2016 - Power_Converter_Circuits_Topologies_and_Designs
  Modelling, Impedance Design, and Efficiency Analysis of Battery Assists PV tied Quasi-Z source inverter
  Abstract  PDF

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.